


# LCP 21 ELECTRONIC COMPUTER SYSTEM

## MAINTENANCE AND TRAINING MANUAL



COMMERCIAL COMPUTER DIVISION

 **GENERAL  
PRECISION**

INFORMATION SYSTEMS GROUP

SECTION I  
INTRODUCTION

1.1 PURPOSE OF MANUAL

This manuscript is issued as the basic source of technical information on the LGP-21 Electronic Computer System. Descriptive data, explanations of the theory of operation, and maintenance instructions for this system are provided herein.

This manuscript is designed as a technical service aid for personnel who have had some previous training in computer fundamentals and theory. Technical and maintenance information is covered in sufficient detail to enable qualified personnel complete service coverage of this equipment.

1.2 TYPE OF EQUIPMENT

The LGP-21 is a general purpose, solid-state, internally programmed, electronic digital computer designed to provide reliable computation and data reduction. It is a single address, serial, binary calculating device with a magnetic disc type memory device.

1.3 DESCRIPTION OF SYSTEM

The LGP-21 System is made up of the LGP-21 Computer and a modified Flexowriter as the primary input-output device. A digital display unit and a Tally Paper-Tape Punch and Paper-Tape Reader are available as optional equipment. Additional input-output equipment may be available at a later date.

1.3.1 Physical Specifications - Computer Characteristics

Computer Type	Digital, General Purpose
Number Base	Binary
Program Type	Internally Stored
Instruction Type	Single Address
Operation	Serial
Number of Commands	23
Memory Type	Disc
Memory Capacity	4096 words
Word Size	30 Bits plus sign
Number of Breakpoints	4
Disc Speed	1180 rpm
Average Access Time	25 ms.
Minimum Latency Access Time	0.78 ms.
Clock Frequency	80 Kc.

Command Execution Times (excluding Access Time)	0.39 ms. for all Commands except M multiply, N multiply, and Divide.								
	M multiply: 25.8 ms. N multiply: 25 ms. Divide: 26 ms.								
Input/Output Format	Decimal, Alphanumeric, and Hexadecimal								
Input/Output Capabilities	<table border="0"> <thead> <tr> <th><u>Device</u></th> <th><u>Maximum Rate/Second</u></th> </tr> </thead> <tbody> <tr> <td>Flexowriter</td> <td>10 Characters</td> </tr> <tr> <td>Paper-Tape Punch</td> <td>60 Characters</td> </tr> <tr> <td>Paper-Tape Reader</td> <td>60 Characters</td> </tr> </tbody> </table>	<u>Device</u>	<u>Maximum Rate/Second</u>	Flexowriter	10 Characters	Paper-Tape Punch	60 Characters	Paper-Tape Reader	60 Characters
<u>Device</u>	<u>Maximum Rate/Second</u>								
Flexowriter	10 Characters								
Paper-Tape Punch	60 Characters								
Paper-Tape Reader	60 Characters								
Physical Dimensions	Height: 12 inches Width: 31 inches Depth: 19 inches								
Weight	100 pounds (approximately)								
Power Requirements	300 Watts (approx.) excluding I/O 117 Volts AC, single phase, 60 cps.								

### 1.3.2 General Characteristics

The LGP-21 Computer contains arithmetic and control registers and internal memory for the system. Operation of the computer is under control of an internally stored program which consists of numerically coded instructions along with the data upon which operations are to be performed. The operator is provided with a means to ascertain the internal state of operation and to interrupt or alter the program by means of switches located on the control panel.

Word Structure--Within the internally stored programs the instructions and data are stored interchangeably in units of computer memory called WORDS. Each word contains 31 bits (binary digits) numbered from zero through 30 (left to right), as shown in Figure 1-1. The most significant bit indicates the algebraic sign ( $\pm$ ) of the word, while the remaining 30 bits either indicate magnitude in the case of a data word or define an instruction and an operand address in the case of an instruction word.




FIGURE 1-1 WORD STRUCTURE

The computer uses a single-address instruction word, with each instruction made up of two parts: The command or numerical code for the specific operation to be performed (four binary digits and the sign bit); and the address or location in memory to be referred to during the execution of the command (twelve binary digits).

The address portion of the instruction word consists of two parts which indicate the track and sector location in memory to be referred to during execution of the command. The bit locations of the track and sector are indicated in Figure 1-1.

As indicated in Figure 1-1, the computer employs a single address instruction word so that normal operation is serial. This means the instructions are executed in the same sequence in which they are stored in memory; however, some commands enable interruption of the sequential operation. These are discussed along with all other commands in Section II.

Arithmetic operations, which are performed internally using the binary number system, employ the fixed-point concept. That is, all numbers are treated as having the decimal point fixed between the sign bit and the most significant magnitude bit. Therefore, all numbers are fractional; i. e.  $-1 < x < 1$ .

Registers-- There are four registers in the LGP-21 Computer, which are recirculating lines used to provide a short access-time memory. These are the Control Register (C), Instruction Register (R), Accumulator (A), and the Extended Accumulator (A\*). Each consists of a recording head with a read head following it (in the sense of disc rotation.) The time interval between the recording of a digit in the recirculating register and its availability from the read head (after amplification and reshaping) is one word-time, with the exception of A\* which is two word-times plus one bit. This signal, with the exception of A\*, is sent back to the record head which precedes it rotationally, continuously circulating each word. Provision is made for the modification of the contents of these registers.

The functions of the various registers are as follows:

- |                                      |  |
|--------------------------------------|--|
| <u>The Control Register (C)</u>      | Commonly called the "Counter," holds the address of the next instruction to be executed.                             |
| <u>The Instruction Register (R)</u>  | Contains the instruction being executed, and during multiplication or division holds one operand.                    |
| <u>The Accumulator (A)</u>           | Retains the number resulting from the execution of the last arithmetic operation or from certain logical operations. |
| <u>The Extended Accumulator (A*)</u> | is a two word plus one bit shifting register used only during multiplication and division.                           |

#### 1.4 LGP-21 COMPUTER

The LGP-21 Computer (Figure 1-2) consists of four basic sections: the power supply (1), logic section (2), memory section (3), and the control panel (4). A digital display unit is optional. Each section is discussed on the following pages.

##### 1.4.1 Power Supply

The power supply section contains a stepdown transformer, three full wave rectifiers, filter capacitors, a delay relay, a start relay for the disc motor, and a running time meter. The transformer has a multiple tap primary so that correct DC voltages may be obtained if the average AC line voltage is between 107 and 127 volts. The DC output voltages are -20 volts at 7 amps max, -15 volts at 0.75 amps, max, and +15 volts at 0.5 amps. max. The Delay Relay delays the -20 volts, -20d, to the memory section to allow the disc to reach operating speed and prevent loss of stored information.




FIGURE 1-2 LGP-21 COMPUTER SECTIONS

#### 1. 4. 2 Logic Section

The logic section consists of printed circuit cards, with the necessary circuitry for signal and power distribution, along with printed circuit connectors and the distribution board, into which the following logic cards are inserted:

- P and Q Register Card
- Arithmetic Card
- Phase Control Card
- I/O Card (Flex-Tally)

The printed circuit connectors are wired identically, and the printed circuits are designed so that the cards are completely interchangeable in the distribution board. Therefore, the location of the cards in the distribution board is not critical.

The distribution board also holds two printed circuit relays which control indicators on the control panel.

#### 1. 4. 3 Memory Section

The memory section (Figure 1-3) consists of a magnetic disc (1), along with the associated magnetic read-write heads (2) and electronic circuitry (3), and serves as the information storage (main memory) for the computer. The main memory has a capacity of 4096 words. Thirty-two tracks (00 through 31) circumscribe the magnetized surface of the disc; and one hundred twenty-eight sectors (000 through 127) are located circumferentially within each track in an interlace pattern. Each track is provided with its own read-write head. Since the positions of the binary digits occur circumferentially on the disc, they successively come into position under the heads as the disc rotates for serial reading and/or recording. Timing pulses, derived from permanently recorded tracks on the disc in conjunction with the electronic circuitry, synchronize the operation of the computer and positively locate specific word and digit positions on the disc.

Any particular word position in main memory may be identified by specifying the track and the sector in which it is located. The address of word positions in memory are designated by two distinct sets of numbers, 00-000 through 31-127. The translation of an address so designated into the coordinates of track and sector is accomplished electronically.

Located radially on a mounting plate above the surface of the disc are five blocks of nine heads each. The area of the disc directly under these heads, along with the heads and the associated circuitry, form the

main memory, timing tracks (S1, S2, S3) and the clock track.

NOTE: Only 36 heads are used: 32 for main memory, 3 for timing tracks, and 1 for the clock track. The remaining heads are spares.

The mounting plate also holds four special head-mounting blocks, which provide the A, C, R and A\* recirculating registers. There are two heads on each block, one read head and one record head. The A, C and R registers are adjusted to provide registers one word-time long, while the A\* register is adjusted to provide a register two words and one bit-time long.

See Sections III and IV for more detailed discussions of the memory section, head adjustments, and head replacement.




FIGURE 1-3 MEMORY SECTION

#### 1.4.4 Control Panel

The control panel is located on the top, right, front corner of the computer. It contains eleven switches necessary to provide operator control of the computer, along with four indicator lights.

As seen in Figure 1-4, the control switches are separated into two groupings. The upper group contains eight of the control switches, and has a small door which covers them. These switches are BREAKPOINT 4, 8, 16, 32, TRANSFER CONTROL, MODE, FILL CLEAR, and EXECUTE. The FILL CLEAR and EXECUTE switches are momentary push button type, while the other six are toggle-type. The lower group contains the POWER, I/O, and START switches (each of which contains an indicator light) and a STOP indicator light.

All of the switches, except POWER, are connected to the distribution board to form logic inputs. Printed circuit relays, located on the distribution board, control the START, STOP, and I/O indicator lights on the control panel. The POWER switch applies A C directly to the power supply transformer and the memory disc motor.



FIGURE 1-4 CONTROL PANEL

#### 1.4.5 Rear Panel

The following items are located on the rear panel (Figure 1-5):

- (1) Fan Filter and Cover
- (2) RECORD ENABLE switch
- (3) INTERLOCK Circuit Breaker
- (4) Fuse 3 - AC Power (Computer)
- (5) Fuse 2 - AC Power (Input-Output)
- (6) Fuse 1 - AC Power (Accessory Connectors)
- (7) Accessory Connector
- (8) Input Connector
- (9) Accessory Connector
- (10) Display Connector
- (11) Flexowriter Connector
- (12) Tally Reader Connector
- (13) Tally Punch Connector




FIGURE 1-5 REAR PANEL

The fan filter and cover snaps off and on the rear cover. Pry at the top of the filter cover to remove it. The filter is a permanent type, which can be cleaned by tapping it over a waste receptical to remove loose dirt, and then brushing it clean. A schedule for cleaning this filter should be determined for each account. The thermistor will cut-off machine power if the air flow is stopped and the computer heats excessively.

### 1.5 INPUT/OUTPUT DEVICES

The Input/Output devices (Figure 1-6) available for the LGP-21 Computer include the Flexowriter, the Tally Paper-Tape Reader, and the Tally Paper-Tape Punch. A Digital Display Unit is also available.




FIGURE 1-6 LGP-21 COMPUTER SYSTEM

The primary input-output device is a Flexowriter (1) that has been modified to operate with codes that are compatible with the LGP-21 Computer. Input information may be either manually initiated via the keyboard or read from perforated paper tape by the mechanical reader located on the side of the Flexowriter. Output from the computer may be either printed on hard copy or simultaneously printed and punched into paper tape. The flexowriter has a maximum operating speed of 10 characters per second.

The optional Tally Tape Reader (2) is a self-contained bi-directional, asynchronous device for reading any standard perforated paper tape. Tapes having five to eight levels of information may be interchanged and read without reader adjustment. The reading rate is a maximum of 60 characters per second.

The optional Tally Tape Perforator (3) is a self-contained, electrically operated, high speed unit capable of perforating paper tape of varying width from five to eight channels at rates up to 60 characters per second. The unit is asynchronous and can be operated at any speed below the maximum, since each character is initiated by a separate, independent pulse.

The optional Digital Display Unit (4) is a self-contained unit which will plug into the display connector on the rear panel of the computer. The oscilloscope will display simultaneously in binary form the contents of the three recirculating registers with the digit, command, and address locations marked in a graduated bezel. The manual controls for the positioning of the display are located to the left of the scope face (under a hinged cover). All the scope sweep and control circuits are contained within this unit.



## SECTION II

### OPERATION

#### 2.1 COMMAND FUNCTIONS

Internal control of program execution is provided by instruction words. These words contain a command, which defines in binary the type of operation to be executed. There are sixteen basic commands for the LGP-21 (the composition of certain instruction words determine the specific action of some commands, effectively expanding the number of possible operations to twenty-three). These commands are represented numerically by the decimal numbers 00 through 15 and mnemonically by letters having corresponding binary configurations in memory. The commands may be divided into three groups: (1) arithmetic functions, (2) logical operations, and (3) input-output functions. The command functions will be discussed definitively below and logically in Section III.

##### 2.1.1 Arithmetic Operations

The following nine commands are used to perform arithmetic operations. All use the contents of the accumulator during execution.

<u>COMMAND</u>	<u>FUNCTION</u>
01 B	Bring -- Replace the contents of the accumulator with the contents of the location specified by the operand address. The contents of memory are unaltered.
05 D	Divide* -- Divide the contents of the accumulator by the contents of the memory location specified by the operand address, retaining the quotient (rounded to 30 bits) in the accumulator. The absolute binary value of the contents of the memory location specified must be greater than the absolute binary value of the contents of the accumulator, or overflow will occur. The contents of memory are unaltered.
06 N	Multiply* -- Multiply the contents of the accumulator by the contents of the memory location specified by the operand address, retaining the least significant half of the product (30 bits) in the accumulator. The contents of memory are unaltered.
07 M	Multiply* -- Multiply the contents of the accumulator by the contents of the memory location specified by the operand address, retaining the most significant half of the product (30 bits) in the accumulator. The contents of memory are unaltered.
09 E	Extract -- Replace the contents of the accumulator with a bit by bit logical product of the accumulator and the contents of the memory location specified by the operand address. That is, when both the memory location specified and the accumulator contain a "1" bit, a "1" bit is written into the accumulator; if either memory or the accumulator or both memory and the accumulator contain "0" bits, write a zero in the accumulator. The contents of memory are unaltered.

\* When executing divide or multiply instructions, the computer retains the contents of the specified memory location in the instruction register rather than the instruction being executed.

COMMANDFUNCTION

12	H	Hold -- Replace the contents of the memory location specified by the operand address with the contents of the accumulator. The contents of the accumulator are unaltered.
13	C	Clear -- Replace the contents of the memory location specified by the operand address with the contents of the accumulator, clearing the accumulator to zero.
14	A	Add -- Add the contents of the memory location specified by the operand address to the contents of the accumulator, retaining the sum in the accumulator. If the sum cannot be contained in the accumulator (in 30 bits, excluding the sign and spacer bits), overflow will occur.
15	S	Subtract -- Subtract the contents of the memory location specified by the operand address from the contents of the accumulator, retaining the difference in the accumulator. If the difference can not be contained in the accumulator (in 30 bits, excluding the sign and spacer bits), overflow will occur.

2.1.2 Logical Operations

The flow of program execution may be altered by the use of the following five commands (expanded to eight operations by the word construction).

COMMANDFUNCTION

00	Z	<p>Sense -- Depending on the contents of the track portion of the operand address, this instruction may be used to effect two distinct modes of operation: halt or conditional skip.</p> <p>If the operand track address is zero, a halt occurs. If the operand track address is zero and there is a 1 in the sign bit of the instruction, the computer will interrogate and reset the overflow toggle before it halts. The skip or no skip is deferred until after the halt. (See discussion below on negative Sense instruction.)</p> <p>If the operand track address does not equal zero, the instruction acts as a conditional skip. The operand track address in a conditional skip instruction refers to the breakpoint switches BS-4, BS-8, BS-16, and BS-32. Any combination of these switches may be interrogated with a single Sense instruction. If all the interrogated switches are ON, the next sequential instruction is executed; if any of the interrogated switches are OFF, the next instruction is skipped. A positive skip instruction will interrogate only the referenced breakpoint switches.</p> <p>A negative Sense instruction will interrogate the overflow toggle. Overflow is recorded in the sign position of the counter register: a 1 indicates overflow has occurred; a 0 indicates it has not. If overflow is OFF, the computer will skip the next instruction in sequence. If overflow is ON, the computer will reset the overflow bit to zero and then execute the next instruction. Overflow and any combination of breakpoint switches can be interrogated with one Sense instruction. The operand track address designates which breakpoint switches are to be interrogated. If overflow or any</p>
----	---	---

referenced breakpoint switches are OFF, the next instruction will be skipped; if all are ON, the next instruction will be executed.

- 02 Y Store address -- Replace only the address portion of the memory location specified by the operand address of the instruction with the address portion of the word in the accumulator. The remaining portion of the word in memory and the entire contents of the accumulator are unaltered.
- 03 R Return address -- Add 1 to the address contained in the counter register and place the sum in the address portion of the word in the memory location specified by the operand address of the instruction. The remaining portion of the word in memory and the contents of the counter are unaltered.
- 10 U Unconditional Transfer -- Unconditionally transfer computer control to the memory location specified by the operand address of the instruction.
- 11 T Test -- This command may be used to effect two kinds of transfer: conditional and unconditional. A positive Test instruction will transfer computer control to the memory location specified by the operand address of the instruction only if the contents of the accumulator are negative; otherwise the test instruction is ignored.

A negative test instruction will transfer computer control to the memory location specified by the operand address of the instruction if either the contents of the accumulator are negative or the TC switch is ON.

### 2. 1. 3 Input/Output Operations

The following two commands effect input and output (expanded to six operations by word construction.)

#### COMMAND

#### FUNCTION

- 04 I Input -- This command may effect four distinct modes of operation; shift the contents of the accumulator left four bits, shift the contents of the accumulator left six bits, input in 4-bit mode, or input in 6-bit mode. Input devices are selected by the operand track address of the instruction; the sector is irrelevant. An I 0000 in hexadecimal selects the Tally reader. An I 0200 in hexadecimal selects the Flexowriter.
- When an unassigned track address is used, a shift occurs. A positive shift instruction designates a 6-bit shift; a negative shift instruction designates a 4-bit shift.
- Input mode is determined by the sign of the instruction. A negative instruction indicates 4-bit input, and a positive instruction indicates a 6-bit input.
- 08 P Print -- The print command has two functions: print in 4-bit mode or print in 6-bit mode. Output devices are selected by the operand track address; the sector address is irrelevant. A P0200 (hexadecimal) selects the flexowriter for output; P0600 (hexadecimal) selects the Tally punch. If an unassigned operand track address is used, no operation is performed, and the next instruction is executed.
- The Print mode is determined by the sign of the instruction. A negative instruction will output bits 0 through 3 from the accumulator as a hexadecimal character. A positive instruction will output bits 0 through 5 from the accumulator as an alphanumeric character or a typewriter control function.

## 2.2 COMPUTER OPERATION

The control panel (Figure 2-1) contains the switches necessary to provide operational control of the computer.




FIGURE 2-1 COMPUTER CONTROL PANEL

### POWER

The POWER switch is non-latching and, when depressed, causes a relay to operate which completes the AC circuit to the power supply transformers and the memory disc motor. The POWER switch indicator lights twenty to thirty seconds after the switch is depressed, indicating that the disc has reached operating speed and the computer is ready to operate.

### STOP

This red indicator light is energized when the computer enters blocked state.

### START INDICATOR

The START switch indicator is lighted when the computer is not in blocked state.

### I/O

The I/O switch is a momentary switch which, when depressed, will reset all input-output devices (except when in Manual Input mode) and will clear the accumulator to all zeros. If the computer is in Manual Input mode, depressing the I/O switch will not de-select the Flexowriter. The switch is lighted and operative during input and output and when the computer is in Manual Input mode.

## MODE

The MODE switch is a three-position toggle switch, its three positions corresponding to the three possible modes of operation:

**MANUAL INPUT** - This position sets the accumulator to receive input. It also selects the Flexowriter for 4-bit input. However, no recording or erasing in memory may occur when the computer is in this mode. Characters typed on the keyboard enter the accumulator regardless of the contents of the instruction register. No instructions can be executed in Manual Input mode since the START switch is inoperative.

**ONE OPERATION** - With the MODE switch in this position the computer halts after the execution of each instruction. Each time the START switch is depressed, the computer will execute the instruction whose address is in the counter register and will enter blocked state. The EXECUTE switch is operative only in One Operation mode. Going from Manual Input mode to One Operation mode will de-select the typewriter.

**NORMAL** - In Normal mode the computer, once started, will execute internally stored serial instructions until stopped by computer control or by external control.

## EXECUTE

The EXECUTE switch is a non-latching switch which is active only when the computer is in One Operation mode. Depressing EXECUTE will cause the instruction in the instruction register to be executed.

## FILL CLEAR

This non-latching switch is active in both Manual and One Operation modes. Depressing the FILL CLEAR switch will cause the contents of the accumulator to be copied into the instruction register and will clear the counter register to zero.

## TRANSFER CONTROL SWITCH

The TC switch is active when in the ON position. This switch furnishes the computer with additional information required for the execution of a test command as explained in Section 2.1.2.

## BREAKPOINT SWITCHES

There are four breakpoint switches (BS-4, BS-8, BS-16, and BS-32) which are used in conjunction with the operand track address of the sense command. When the breakpoint switch corresponding to the track address of a positive Z instruction is ON, the next instruction is executed. When the switch is OFF, the next instruction is skipped.

When the breakpoint switch corresponding to the track address of a negative Z instruction is ON, or if overflow has occurred, the next instruction will be executed and overflow will be reset. If there has been no overflow and all the breakpoint switches are OFF, the next instruction will be skipped.

## START

This momentary switch has three possible associated reactions. They are summarized below as a function of the computer's mode of operation at the time the START switch is depressed.

1. In Manual Input mode the start switch is inoperative.
2. In One Operation mode the instruction whose address is contained in the counter register will be executed and the computer will halt. The counter register will be incremented by one unless the instruction was a transfer instruction; in which case, the counter register will contain the transfer address. The instruction register will contain the instruction just executed, except for multiply and divide instructions (see Section 2.1.1).

3. In Normal mode the computer will start executing instructions, starting with the instruction whose address is contained in the counter register.

## RECORD ENABLE

The RECORD ENABLE switch is a toggle switch located on the back of the computer. When active it inhibits recording in (locks out) the first eight tracks of memory. Thus, a program that is to be stored permanently can be protected.

## 2.3 BOOTSTRAP PROCEDURE

The following sequence of operations will manually input the four instructions necessary to initiate the automatic loading of the bootstrap and subsequent Program Input 1, program J1-10. 0.

1. Depress STOP READ on the typewriter.
2. Place bootstrap tape in reader.
3. Depress I/O switch on console.
4. See that all typewriter levers are UP.
5. Set MODE switch on console to MAN INPUT.
6. Depress START READ on typewriter.
7. Depress FILL CLEAR switch on console.
8. Depress START READ on typewriter.
9. Set MODE switch on console to ONE OPER.
10. Depress EXECUTE switch on console.
11. Repeat steps 5 through 9 until "normal" is typed by the computer.
12. Set MODE switch on console to NORMAL.
13. Depress START switch on console.

## 2.4 FLEXOWRITER CONTROLS

The Flexowriter has various control switches (Figure 2-2) located above and beside the keyboard that control input-output when it is selected by the computer. These are discussed below.

### POWER ON-OFF

This switch is a toggle switch to the right of the keyboard. It turns the power to the Flexowriter ON or OFF; however, it is in series with the computer so that the Flexowriter can have power only when the computer is ON. The carriage should not be moved when the power is OFF.

### START COMP

The START COMPUTE switch is operated by a momentary lever located above the keyboard. The Manual Input lever (discussed below) must be depressed, the Flexowriter must be selected for input, and the computer must be stopped on an input command. This lever is only used to indicate the end of an input (like the stop code on tape).



FIGURE 2-2 FLEXOWRITER CONTROLS

#### MANUAL INPUT

The MANUAL INPUT switch is operated by a two-position lever located above the keyboard and is unrelated to the MANUAL INPUT switch on the computer. This lever determines whether information is to enter the computer via the keyboard or the tape reader on the left side of the Flexowriter. If the lever is up, information will be read in from tape only; if down, from the keyboard only (providing the Manual Input light is lit).

#### CODE DELETE

The CODE DELETE switch is operated by a momentary lever located above the keyboard. It is only operative when the PUNCH.ON lever (discussed below) is depressed. Each time the lever is depressed, six holes will be punched across the output tape. Thus, errors can be deleted by backing the erroneous code to the punch head and pushing the lever. When the code delete is read by the computer, it will not enter the accumulator nor will it be reproduced onto another tape. By holding down TAPE FEED and CODE DELETE at the same time, the operator can produce a series of delete codes. If, while the punch is ON, a tape interlock occurs because of a tight tape condition, depressing the CODE DELETE lever will release the typewriter.

#### TAPE FEED

The TAPE FEED switch is operated by a momentary lever located above the keyboard. It is only operative when the PUNCH ON lever is depressed. As long as this lever is held down, tape will feed through the punch unit and feed holes will be punched. This may be used to provide a leader at the beginning and a trailer at the end of the tape.

#### PUNCH ON

The PUNCH ON switch is operated by a two-position lever located above the keyboard. This lever turns ON the punch so that any characters typed from the keyboard, read from the reader device, or output by the computer will be reproduced on tape. TAPE FEED and CODE DELETE are operative only when PUNCH ON is depressed. Raising the lever turns the punch OFF.

#### STOP READ

Used interchangeably with START COMP.

## START READ

The START READ switch is operated by a momentary lever located above the keyboard. This lever activates the reader device or, if the MANUAL INPUT lever is depressed, will turn on the Manual Input light. The reader will stop when a Conditional Stop code (') is read, providing the COND STOP lever is raised, or when the STOP READ lever, the START COMPUTE lever, or the MANUAL INPUT lever is depressed.

## COND STOP

The CONDITIONAL STOP switch is operated by a two-position lever located above the keyboard. This lever is not the same as the CONDITIONAL STOP ( ' ) key which is discussed below. The COND STOP lever, when depressed, will cause the reader to ignore Conditional Stop codes. When the tape is being read into the computer, this lever must not be depressed.

## COND STOP ( ' )

In addition to the above switches, a CONDITIONAL STOP ( ' ) key has been added to the keyboard. This key punches Conditional Stop codes into the tape being produced (for subsequent input to the computer) which indicate the end of an input word.

## MANUAL INPUT LIGHT

There is also an indicator, the Manual Input light located above the keyboard, which is lighted when the MANUAL INPUT lever on the typewriter is down and the computer is stopped on an input command. If the light is extinguished by the STOP READ switch, the computer will no longer accept input from the keyboard. If turned ON again by the START READ switch, the keyboard may again be used. When the light has been extinguished by the operator, input may be begun through the reader by raising the MANUAL INPUT switch and depressing START READ.

## KEYBOARD

On the keyboard, the keys which represent the LGP-21 commands are colored differently from the rest to facilitate typing and aid in reducing mistakes.

## MARGINS AND TAB STOPS

The typewriter does not have a right margin stop in the usual sense. In its place is an automatic carriage return feature. When the carriage reaches the designated point, the typewriter automatically performs a carriage return. The carriage return positioner, a clip that must be inserted manually in the carriage return rack (the rack visible from the back of the typewriter with the carriage moved to the far left), is used to determine the right margin.

Position the carriage so that the desired point is at the printing station; sight the carriage rack notch that lines up with the contact levers at the rear of the rack; move the carriage slightly, right or left, to permit insertion of the carriage return positioner in this notch without touching the contact; insert the positioner in the notch. The automatic return is reliable only if the carriage reaches the designated spot as a result of a tab. If the carriage is allowed to reach this position as the result of normal spacing, the typewriter may jam. This condition can be cleared by depressing the CARRIAGE RETURN key, but the last input or output to the computer or punch may not be correct.

Tab stops must be set manually using clips that must be inserted into the tab stop rack located behind the metal paper support. If the paper support (behind the platen) is rotated up and removed, two racks will be revealed. The lighter of these is the tab rack. The tab stops will stop the carriage at the position (shown on the paper scale at the front) corresponding to the number on the rack. The distance between notches is two character spaces.



The lower rack is the left margin rack. Every eighth notch is numbered. The margin assembly can be moved to any position, marked or not, by pressing down on the center of the assembly and sliding it along the rack. The number at the right end of the assembly indicates the position of the left margin.

#### TAPE INTERLOCK

Guides and interlocks on both the reader and punch devices feed the paper tape. If the tape breaks, the interlock is tripped and the device stops.

SECTION III  
THEORY OF OPERATION

3.1 GENERAL SYSTEM LOGIC

The logic section, as seen in the System Block Diagram (Figure 3-1), forms the central decision element of the LGP-21 System. All arithmetic and logical functions are performed in the logic section under control of logical networks which express the internal state of main memory, the recirculating registers, the timing tracks, the arithmetic control and the input-output section.




FIGURE 3-1 SYSTEM BLOCK DIAGRAM

The input or output for each bit period is a variable having one or the other of two logic voltage levels, which determine the state of the active elements. At each bit time during the execution of an instruction, the states of the active elements are examined. At the end of each bit time the states of certain active logical elements may be changed or left undisturbed, depending on the logical sequence.

The logical design of the computer consists of specified conditions in which the active elements switch state, or under which any of the other output conditions change. These conditions are conveniently described in Boolean algebra as functions of the states of the active elements and other inputs to the logical networks.

The algebraic equations used in describing the logical operations are always expressed for true voltage levels (in the area of 0 to -2 volts) corresponding to the "1" or True state of the circuit. False voltage levels (in the area of -10 to -20 volts) correspond to the "0" or False state. Each active element is identified by an algebraic character (with or without subscript).

Using a flip-flop as an example, an unmodified character denotes the signal derived from the ON side of the flip-flop, and an underscored character denotes the signal derived from the OFF side of the flip-flop. With F flip-flop on, the F output is true (0V.) and the F output is false (-10V). With F off, the F output is false (-10V) and the F output is true (0V).

The conditions required to set a flip-flop on or off are denoted by a prime (') symbol after the character, thus the equation

$$F' = \underline{F} \underline{G} \underline{H} \dots$$

indicates: set the F flip-flop true if F is false, G is true, and H is false. The plus sign followed by three periods indicates that the F' signal may be generated by additional terms not indicated in this equation.

### 3.2 BASIC LOGIC CIRCUITRY

Since the logical networks determine the internal states of the active elements, an explanation of the basic logic circuit elements and their function is necessary.


The logic section is basically made up of four logical elements. They are flip-flops, nor gates, diode coupled inverters, and emitter followers. The flip-flop will be covered first.

#### 3.2.1 Flip-Flop

The functional requirement of the flip-flop (Figure 3-2A) is to store information in the machine. It is a bi-stable device, which may be triggered from one state to the other and will maintain that state until triggered to the other state. The flip-flop will change its state only at clock time and only if the incoming logic level is steady for 1/3 clock time (about 4  $\mu$ sec.) prior to the clock pulse. This is known as entrance time constant. If the input is not set for 4  $\mu$ sec. prior to clock pulse, the flip-flop will not change state. This is a noise rejection feature to prevent clock jitter or line transients from making the flip-flop unreliable.

The flip-flop cannot exist in a state where both outputs are true, or false. Complementary outputs are always available. The flip-flop will never have two true inputs. Under normal conditions, one will always be false at clock time.

There are a few places in the computer with a long propagation chain, where a short entrance time constant is required. The low Zi flip-flop (Figure 3-2B) is used, since it has an entrance time constant of 1/6 clock time, or about 2  $\mu$ sec.



The flip-flop, Figure 3-2A, operates in the following manner. Assuming Q2 to be conducting and the flip-flop to be in a quiescent state, the base of Q2 will be at approximately a -5 volt potential and the base of Q1 will be at approximately a +10 volt potential. This back biases CR1 and forward biases CR2. Therefore when  $\underline{A}$ ' goes true, the plate of CR2 will be at a 0 volt potential and its cathode will be at a -5 volt potential. Normally, the 0 volt potential would be at the base of Q2; however, because controlled forward-drop diodes are used, the base of Q2 is held at a -0.6 volts until clock time. The clock is a 4.5 microsecond, 12 volt positive-going pulse which is coupled to the base of Q2 and cuts it off. As the collector of Q2 swings toward -20 volts, the negative swing is coupled to the base of Q1, causing it to conduct and swinging its collector toward 0 volts. The positive swing is coupled to the base of Q2, holding it cut off and back biasing CR2. The diode CR1 is then forward biased, when  $\underline{A}$ ' comes true.

### 3. 2. 2 Nor Gate

The nor gate (Figure 3-3A) is an inverse OR gate, or an OR gate with an inverter. It has the property that when any of its input signals are false, the output signal will be true. A false output will be achieved when all the inputs are true. The input level required to change the state of a nor gate depends upon the number of input circuits and will range from -6 to -20 volts. The nor gate has a large fan in capability and a small fan out capability.

The low  $Z_o$  nor gate (Figure 3-3B) is used when a nor gate output is needed in a large number of places (up to 15), but it must have less than 5 inputs.




FIGURE 3-3 NOR GATES

### 3. 2. 3 Diode Coupled Inverter

The diode coupled inverter (Figure 3-4) is essentially an inverted AND gate. When any of its input signals are true, the output signal will be false. The output will be true only when all the inputs are false. The diode coupled inverter is functionally similar to the nor gate; however, the advantage of the diode coupled inverter is that it is about 10 times faster than the nor gate. It is used when a very fast propagation change is required. Its output may fan out to a maximum of 5 places.




FIGURE 3-4 DIODE COUPLED INVERTER

### 3.2.4 Emitter Follower

The emitter follower (Figure 3-5) will follow an input signal without signal inversion at slightly less than unity gain. It is used in this machine to supply a signal to many places. The emitter follower is very fast when changing to a true state, but there is an exponential delay when changing to a false state.

NOTE: The emitter follower is the only circuit in the machine which is susceptible to damage by shorting its output to ground, so a minimum number of emitter followers are used. The emitter follower cannot directly drive a diode coupled inverter.





FIGURE 3-5 EMITTER FOLLOWER

### 3.3 TIMING

The computing cycle for the execution of each instruction is divided into four phases: phase 1 - search for instruction; phase 2 - transfer instruction from main memory to the instruction register (R) and augment the counter register (C); phase 3 - search for operand (there are instructions in which no operand search is necessary—these will be covered in command logic); phase 4 - execute the instruction.

Figure 3-6, the phase diagram, illustrates information flow thru the registers and memory.

Phases 1 and 3 each require one or more word-times for completion; Phases 2 and 4 each require one word period for all instructions, with the exception of phase 4 which is extended to 63, 65, or 66 word times for N, M, and D respectively.



Exclusive of I/O operation

FIGURE 3-6 PHASE DIAGRAM

The organization of each disc revolution into words and parts of words is accomplished by three permanently recorded timing tracks S1, S2, and S3. During each word time, the logical combination of signals from the timing tracks serve to identify the particular sector on the disc, the sign, order, and address bit time of each word. A typical word-time, showing bit times for each timing track, is shown in Figure 3-7.

A "1" identifies the periods during which the output from the playback and shaping circuits associated with each track are true. An "X" indicates a variable output corresponding to the binary number identifying the sector.




FIGURE 3-7 TIMING TRACKS

S2 marks the address bit times; S2S3 marks the sector bit times; S2S3 marks the track bit times; S1S2S3 marks the order bit times; S1S3 marks the sign bit times (in the logical equations this last term is abbreviated to T3).

S1 carries the 7-bit sector address during the sector address bit time and repeats it during the 4th through 10th bit time for use in multiply and divide operations. Each word time begins and ends at the end of the sign bit time.

The sectors are addressed 00, 01, 02, etc., through 127. However, the sectors are not located in succession on the disc; that is, sector 00 and sector 01 are not adjacent but are located 18 sectors apart, resulting in an interlace pattern, part of which is shown in Table 3-1. This separation provides a 7 ms interval between instructions, assuming the instructions are performed in sequence, which permits minimum latency programming.

The four phases of each computing cycle are distinguished by the F, G, and H flip-flops. Except for the extended phase 4, the H flip-flop is always off (H).

PHASE

1	<u>F</u> <u>G</u> <u>H</u>
2	<u>F</u> <u>G</u> <u>H</u>
3	F <u>G</u> <u>H</u>
4	F G <u>H</u>

Phases 1 through 4 occur cyclically in the order listed. Flip-flop F is off during phases 1 and 2. F is set on at the end of phase 2, holds on during phase 3 and 4, then is set off again as phase 1 is re-entered. F is set to 1 at sign time of any phase 2 period and to 0 at sign time of any phase 4 period. Since each phase change occurs at the end of a word period, the symbol T3 is included as a factor in each equation for F and G.

$$F' = \underline{F} \underline{G} \underline{H} T3 + \dots$$

$$\underline{F}' = F G \underline{H} T3 + \dots$$

TABLE 3-1 SECTOR NUMBERS AND ADDRESSES

Sector Number	Sector Address	Sector Number	Sector Address
1	000	19	001
2	064	20	065
3	057	21	058
4	121	22	122
5	050	23	051
6	114	24	115
7	043	25	044
8	107	26	108
9	036	27	037
10	100	28	101
11	029	29	030
12	093	30	094
13	022	31	023
14	086	32	087
15	015	33	016
16	079	34	080
17	008	35	009
18	072	36	073
		etc.	etc.

The + sign following the equation indicates that this is not the complete equation but only that part which performs the function described. Since phases 2 and 4 require only one word-time each, G may be switched off one word-time after being set on. G is switched on at the end of phase 1 or 3. The end of phase 1 or 3 is determined by the K flip-flop which will be in the on state at time T3, only for the last word-time of either of these phases, as explained below:

$$G' = \underline{G} \underline{H} K T3 Q2 + \dots$$

$$\underline{G}' = \underline{G} \underline{H} T3 + \dots$$

Q2, which indicates the absence of blocked state, is included in the G' equation. The function of Q2 in this respect is described in the section on blocked state.

### 3.3.1 Phase 1

In phase 1 a search is conducted for the instruction whose address is contained in the C register. For each word-time of phase 1 the bits that appear in C during the sector address time are denoted by S2S3 and are compared bit by bit with the sector number being read from S1. Agreement of all seven bits indicates that the next sector is the required address and calls for the termination of phase 1. To detect this, the comparison flip-flop K is set on at the beginning of each word-time. If any bit of C and S1 disagree during time S2S3, K switches off. If all bits of C and S1 agree during time S2S3, K stays on through T3, ending phase 1 by allowing G to be set on.

$$K' = T3 \underline{Faf} (\underline{F} + \dots)$$

Faf means not input or output

$$\underline{K}' = \underline{G} \underline{H} S1 S2 \underline{S3} r1 \underline{Faf} + \underline{G} \underline{H} S1 S2 \underline{S3} r1 \underline{Faf} + \dots$$

$$r1 = \underline{F} C + \dots$$



The  $\underline{S1} \underline{r1} + \underline{S1} \underline{r1}$  terms will be true only if  $\underline{S1}$  and  $\underline{C}$  disagree.

$\underline{S2S3} \underline{G} \underline{H}$  indicate sector time of phase 1 or 3.

To select the correct track prior to the entry into phase 2, the five bits presented by the  $\underline{C}$  register during the time marked by  $\underline{S2S3}$  are copied into flip-flops  $\underline{P1}$  through  $\underline{P5}$ . For this purpose six flip-flops are connected into a shifting register, the bits from  $\underline{C}$  being copied into  $\underline{P1}$  and one bit time later being shifted into  $\underline{P2}$ , etc. ( $\underline{P6}$  is included in this shifting register because of its use during I/O and left shift instructions.) In this manner the least significant bit of the track address ends in  $\underline{P5}$  and the most significant in  $\underline{P1}$  at the last bit period of time  $\underline{S2S3}$ .

$$\begin{aligned} \underline{P1}' &= \underline{i} \underline{G} \underline{r1} + \dots && \text{Copy C each bit time} \\ \underline{P1}' &= \underline{i} \underline{G} \underline{r1} + \dots && \\ \underline{P2}' &= \underline{i} \underline{P1} + \dots && \text{Copy P1 each bit time} \\ \underline{P2}' &= \underline{i} \underline{P1} + \dots && \\ \underline{P3}' &= \underline{i} \underline{P2} + \dots && \text{Copy P2 each bit time} \\ \underline{P3}' &= \underline{i} \underline{P2} + \dots \text{ etc.} && \\ & \underline{i} = \underline{S2} \underline{S3} \underline{H} \underline{G} + \text{ which is track address time, phase 1 and phase 3.} \end{aligned}$$

### 3.3.2 Phase 2

In phase 2 the instruction whose address was found in phase 1 is copied from main memory into the  $\underline{R}$  register. The bit readout from memory is denoted " $\underline{V}$ ". During phase 2 the recirculation of the  $\underline{R}$  register is inhibited, and new information is read in. At the end of phase 2 the new instruction is recirculated in  $\underline{R}$  for the subsequent phase 3.

$$\begin{aligned} \underline{Rw}' &= \underline{F} \underline{G} \underline{H} \underline{V} + \underline{R} \underline{brc} (\underline{G} + \dots) \\ & \text{Where } \underline{brc} \text{ denotes that the FILL CLEAR switch is not activated.} \end{aligned}$$

In the above equation  $\underline{Rw}'$  denotes the input to the record amplifier;  $\underline{R}$  denotes the signal from the  $\underline{R}$  register;  $\underline{F} \underline{G}$  indicates phase 2; and  $\underline{G}$  indicates phases 1 and 3. The recirculation for  $\underline{R}$  during phase 4 is excluded here as it is dependent on the command being executed. The  $\underline{C}$  register containing the address of the instruction just found is augmented by 1 preparatory to the next phase 1. Flip-flop  $\underline{K}$  is used as the complement control to augment  $\underline{C}$ , and the addition is gated by  $\underline{S2}$  which identifies the address bit times.  $\underline{K}$  is turned on at the beginning of each word-time as above.  $\underline{K}$  is set off whenever the bit 0 occurs in the address held in the  $\underline{C}$  register and remains off until the next word time.

$$\begin{aligned} \underline{Cw}' &= \underline{F} \underline{G} \underline{H} \underline{S2} \underline{K} \underline{C} + \underline{F} \underline{G} \underline{H} \underline{S2} \underline{K} \underline{C} \\ \underline{K}' &= \underline{G} \underline{H} \underline{S2} \underline{C} \underline{Faf} (\underline{F} + \dots) \end{aligned}$$

The terms for the recirculation of the address of the next instruction during phases 1 and 3 are

$$\underline{Cw}' = \underline{brc} \underline{C} \underline{G} \underline{S2} + \dots$$

The address of the next instruction will recirculate in  $\underline{C}$  during phase 4 except during the execution of a  $\underline{U}$  order.

$$\begin{aligned} \underline{Cw}' &= \underline{brc} \underline{C} \underline{F} \underline{S2} (\underline{Q1} + \underline{Q2} + \underline{Q3} + \underline{Q4}) + \dots \\ & \text{The sum term of the } \underline{Q}'\text{'s denotes all orders except } \underline{U}. \end{aligned}$$

### 3.3.3 Phase 3

In phase 3 the search for the operand is similar to that of phase 1, differing only in that the address of the word sought is carried in the  $\underline{R}$  register rather than in the  $\underline{C}$  register. The  $\underline{K}$  and  $\underline{P}$  logic to permit this is:

$$\begin{aligned}
K' &= T3 \underline{Faf} (\underline{F} + G + R + Q1 + \underline{Q2} + Q3 + Q4) \\
\underline{K}' &= S2 \underline{S3} \underline{G} \underline{H} \underline{S1} \underline{r1} \underline{Faf} + S2 \underline{S3} \underline{G} \underline{H} \underline{S1} \underline{r1} \underline{Faf} + \dots \\
\underline{P1}' &= i \underline{G} \underline{r1} + \dots \\
&\quad \text{Where } r1 = F R \underline{H} + \dots \\
\underline{P1}' &= i \underline{G} \underline{r1} + \dots \\
\underline{P2}' &= i \underline{P1} + \dots \\
\underline{P2}' &= i \underline{P1} + \dots \\
\underline{P3}' &= i \underline{P2} + \dots \\
\underline{P3}' &= i \underline{P2} + \dots \text{ etc.} \\
i &= S2 \underline{S3} \underline{H} \underline{G} i_a + \dots \\
&\quad \text{Where } i_a \text{ is true for all orders except} \\
&\quad \text{for the I/O and left shift commands.}
\end{aligned}$$

$r1$  here designates the phase in combination with  $\underline{G} \underline{H}$  as well as the source of the bits to be copied into the  $\underline{P}$ 's.

In phase 3 the four order bits, which were read into the R register with the operand address in phase 2, are set into the Q flip-flops. This is accomplished in the same manner that the P flip-flops were set up, but at order time, marked by  $\underline{S1} \underline{S2} \underline{S3}$ .

$$\begin{aligned}
Q1' &= a \ 11 \ R + \dots && \text{Copy R into Q1} \\
\underline{Q1}' &= a \ 11 \ \underline{R} + \dots \\
Q2' &= a \ 11 \ Q1 + \dots && \text{Copy Q1 into Q2} \\
\underline{Q2}' &= a \ 11 \ \underline{Q1} + \dots \\
&\text{etc. for Q3 and Q4} \\
a11 &= F \underline{G} \underline{H} \underline{S1} \underline{S2} \underline{S3} \underline{bq} \underline{Faf}
\end{aligned}$$

$\underline{bq}$  denotes that the MODE switch is not in the Manual Input position.  
 $\underline{Faf}$  is always true except for I/O commands.

The configuration of the Q flip-flops during phases 3 and 4 for each of the sixteen orders is shown in Table 3-2.

### 3.3.4 Phase 4

The execution of the order is accomplished in phase 4. The following equations used in the explanation of each order are only partial, including only those terms which are pertinent to the operation. The execution of all orders is primarily concerned with the operation of the accumulator or A register.

In phases 1, 2, and 3 for all orders, and in phase 4 for the orders U, T, H, Y, R, P, and Z, the A register recirculates its contents without change. The Q settings of these orders, for simplification, may be combined as one term for the recirculation of A:

$$Q1 \underline{Q3} \underline{Q4} + \underline{Q2} (Q3 + \underline{Q4})$$

where  $Q1 \underline{Q3} \underline{Q4}$  includes orders P and H;  $\underline{Q2} \underline{Q3}$ , the orders Y, R, U, T; and  $\underline{Q2} \underline{Q4}$ , the order Z.

The simplified equation for the recirculation of A in phases 1, 2, 3, and for the above orders is:

$$Aw' = A \underline{H} \underline{To} \left[ \underline{F} + \underline{G} + Q1 \underline{Q3} \underline{Q4} + \underline{Q2} (Q3 + \underline{Q4}) + \dots \right] + \dots$$

where  $\underline{H} (\underline{F} + \underline{G})$  denotes phases 1, 2, and 3, and  $\underline{To}$  denotes that the I/O button is not depressed.

For all other orders the A logic is extended. The terms for this extension are given in the explanation of each order.

TABLE 3-2 COMMANDS AND CODES FOR Q FLIP-FLOPS

COMMAND	CODE			
	Q1	Q2	Q3	Q4
± Z-Sense	0	0	0	0
B-Bring	0	0	0	1
Y-Store Address	0	0	1	0
R-Return Address	0	0	1	1
± I-Left Shift (4 or 6-bit) or input(4 or 6-bit)	0	1	0	0
D-Divide	0	1	0	1
N-Multiply	0	1	1	0
M-Multiply	0	1	1	1
± P-Print (4 or 6-bit) or no operation	1	0	0	0
E-Extract	1	0	0	1
U-Unconditional Transfer	1	0	1	0
± T-Conditional Transfer or Test	1	0	1	1
H-Hold	1	1	0	0
C-Clear	1	1	0	1
A-Add	1	1	1	0
S-Subtract	1	1	1	1

3.4 MAGNETIC TECHNIQUES

When the disc is rotating and sufficient current is passed through the recording head, a strip the width of the core will be magnetized to saturation on the disc surface beneath the head. Reversal of the direction of current flow through the coil will reverse the polarity of the surface magnetization as shown in Figure 3-8.




FIGURE 3-8 REVERSAL OF POLARITY

A series of reversals of the current through the recording coil on the head will produce the typical patterns shown in Figure 3-9.




FIGURE 3-9 TYPICAL PATTERNS PRODUCED BY REVERSALS OF CURRENT

This type of recording is called "non-return to zero" because the disc surface is magnetized to saturation in one direction or the other over the entire length of the track under the record head.

If the disc surface, magnetized in the pattern just described, passes under a magnetic head which has a playback or read winding, a voltage will be induced in this coil that is proportional to the rate of change of the flux at the gap. As indicated in Figure 3-10 the flux is relatively constant except at the poles (N and S) on the disc surface. When one of these poles passes the head, a voltage pulse will be induced in the head coil the polarity of which will depend on the direction of the change of flux. If one polarity of the flux is associated arbitrarily with the recording of a binary 1 and the other polarity with 0, then the voltage pulse obtained at the read head may be converted into a form suitable for triggering a bi-stable element which will then reproduce the information previously recorded.




FIGURE 3-10 CHANGE OF FLUX

### 3.5 MEMORY

The storage of all programs and data in the LGP-21 computer is in the memory section. The memory unit consists of a rotating disc with a coating of magnetic material (hard cobalt alloy), five head blocks containing nine read-write heads each, four recirculating register head blocks, a disc drive motor and mounting plate, and the necessary associated circuitry and printed circuit cards.

The disc is approximately 10 inches in diameter. It is directly coupled to, and is driven by, a 1/40 HP motor at 1125 rpm. The disc is enclosed in a shroud, which is attached to the head mounting plate, and along with the mounting hardware forms the mechanical section of memory. See Figure 3-11.




FIGURE 3-11 MAIN MEMORY

The usable area of the disc is capable of storing about 127,000 bits (4096 words of 31 bits) of main memory. In addition to which there are three permanently recorded timing tracks, a clock track, three one-word registers, one two-words-and-1-bit register, and nine spare tracks. One disc revolution is about 50 milliseconds, one word-time is about 390 microseconds, and one bit time is about 12 microseconds.

Each of the 32 main memory heads writes on a track which is approximately 0.035 inch wide. Each track is divided into 128 sectors. The tracks are numbered 00 through 31, and the sectors are numbered 000 through 127. Any word recorded on the disc may be located by specifying its track and sector numbers. For example, the word recorded on sector 124 of track 15 is addressed as 15124 in decimal, or 1WW0 in hexadecimal. Selection of main memory read/write heads is made by the write & read selection amplifier and the channel selector. For programming purposes, main memory is considered to have 64 tracks, each containing 64 sectors.

### 3.5.1 Main Memory Head Selection

Head selection is accomplished by a combination of channel selection and block selection (Figure 3-12). There are four main memory head blocks. On each main memory head block there are eight main memory heads and one spare.

A channel is selected by using the outputs of the P3, P4, and P5 flip-flops as inputs to the channel selection gate, which acts as a diode coupled inverter.

The P inputs to CR1, CR2, and CR3 are applied to the base of Q5, which has its emitter tied to a -2 volt supply. This -2 volt supply is developed across three controlled forward drop diodes (CR4, CR5, and CR6). In order to get a true, or -2 volt level, from the channel selector (Q5), all three inputs must be false, or a -20 volt level. When these inputs are false, CR1, CR2, and CR3 are back biased by .6 volt, applying -20 volts to the base of Q5, allowing Q5 to conduct. If any of the inputs are true (i.e. P3), CR1 will be forward biased, placing 0 volts at the base of Q5, thereby preventing conduction. When Q5 is conducting, it essentially becomes a short, placing a -2 volt potential at the center taps of corresponding heads in each of the four head blocks.




FIGURE 3-12 MAIN MEMORY HEAD SELECTION (TYPICAL CIRCUIT)

Block selection differs on read and record functions. During record, the write selection amplifier (Q2 and 3) is controlled by the appropriate output of the P1 and P2 flip-flops. The term W, which is the record term is as follows:

$$W = F \underline{G} \underline{H} \underline{Q1} \underline{Q2} \underline{Q3} + F \underline{G} \underline{S2} \underline{Q1} \underline{Q2} \underline{Q3}$$

Phase 4 of H                      Phase 4 address time  
or C Command                      of Y or R Command

$$Vw' = L \quad ( \quad A \underline{Q1} \quad + \quad A \underline{Q4} \quad +$$

Force record                      Copy from                      Copy from  
0 during spacer                      accumulator                      accumulator  
bit                                      on H or C                      on Y

$\overline{Q1} \overline{Q4} \overline{K} \overline{C} + \overline{Q1} \overline{Q4} \overline{K} C$  )  
Add 1 to the contents  
of the C register on  
the R command

L is turned on after the spacer bit.

It may be noted that  $V_w'$  and  $\overline{V_w'}$  are complementary, so only one of the write amplifiers will conduct at any one time. When  $\overline{P1}$  and  $\overline{P2}$  are true, Q1 is cut off, placing -20 volts on the plates of CR7 and CR8. As soon as W comes true, Q2 will conduct placing -10 volts on the cathode of head diode CR9, which will forward bias it, allowing current to flow in the head winding. The path of current flow is from the -10 volt supply through Q2, CR9, and the head winding to the center tap of the head, on through Q5, CR6, CR5, and CR4 to ground. The volt supply will remain a constant -10 volts until the current through the head reaches 30 milliamps, and then will change to 0 volts. This occurs because, initially, when -20d is applied to the -10 volt and -2 volt supply, -14.9 volts is applied to the base of Q4, and -20 volts appears momentarily at the emitter. Since the emitter is more negative than the base, Q4 will conduct dropping 8.2 volts across the Zener Diode and 1.8 volts across CR4, CR5, and CR6. When Q2 begins conducting and current begins to flow through the head, the -10 volts attempts to drop exponentially according to a normal voltage versus current graph of an inductor. However, when this happens, the internal resistance of the Zener Diode decreases and more current is drawn from the power supply. This increase in current causes more of an IR drop across R1, making the emitter voltage less negative. The drop across R1 continues to increase until the emitter voltage of Q4 goes more positive than the base. This coincides with 30 milliamps of head current. At this time Q4 cuts off and the -10 volts drops to 0 volts. As soon as this happens, -20 volts is again available at the emitter of Q4, and it again breaks into conduction. This process repeats so rapidly that 30 milliamps of head current is maintained until W goes false at which time Q6 conducts, clamping  $V_{r1}$  and  $\overline{V_{r1}}$  to ground and damping the energy stored in the electromagnetic field of the head almost instantly. The effect of the -10 and -20 volt supply is such that the charging time constant to the head is linear with a fast rise time. Thus, the maximum current to the head is achieved approximately  $2\mu\text{sec}$ . after the clock.

The half of the selected head which passes current determines the direction of the flux path. All other matrix selection diodes on the head block are back biased, due to the fact that all other channel voltages are false (-20V).

### 3.5.2 Write Amplifier Clamp

The write amplifier clamp, (see Figure 3-12) is energized at all times except during a record in memory function. Its primary function is performed at the end of record during a Y or R command. As  $\overline{W}$  goes true, the output of the selected head is clamped at 0 volts, damping current flow in the head as quickly as possible. This has the effect of minimizing the ringing in the head due to the energy stored there from the flow of record current. The clamp circuit is CR11 and CR12 in the head block line, resistor R2, and Q6 which turns on at the end of writing, so that R2 acts as a clamping resistor across the head.

Read selection is accomplished by causing the output of the read selection amplifier (Q1) to go false. In order to accomplish this both inputs must be true. This causes the collector to go to approximately -18 volts and back biases the read selection clamp diodes CR7 and CR8, permitting the output of the head, in the selected channel, whose matrix diodes are forward biased to be fed to the memory matrix pre-amplifier.

### 3.5.3 Main Memory Read

Reading is accomplished by making the read selection amplifier (Q1) go false, back biasing CR7 and CR8 (Figure 3-12), and allowing the output of the head to be fed to the memory matrix preamplifier.

The memory matrix preamplifier (Figure 3-13) is a linear differential amplifier, which has a gain of approximately 290 to 1. The amplified head signal is fed to the memory matrix amplifier. The output




FIGURE 3-13 MAIN MEMORY READ



of the preamplifier is capacitively coupled to the bases of gating transistors Q2 and Q3 which are biased at +6.3 volts, created by the drop from ground through a 5.1 volt Zener Diode, CR1, CR2, and a 430 ohm resistor to +15 volts. Q1 is cut off, except during clock time, placing 0 volts on the emitters of Q2 and Q3. Therefore, a signal more negative than 6.3 volts is necessary to make either Q2 or Q3 conduct. This provides a noise rejection feature which makes close power supply regulation unnecessary. At clock time, a negative going pulse (Cp) of 4.5 microseconds in duration drives Q1 into conduction, placing 5.1 volts on the emitters of Q2 and Q3. This changes the effective bias of Q2 and Q3 to +1.2 volts, due to the drop across CR1 and CR2. Thus the analog signal must exceed a zero to negative peak voltage of approximately 1.6 volts before either of these gating transistors will conduct. This feature prevents base line and clock jitter and also prevents any noise of less than 1.6 volts in amplitude from gating the flip-flop indiscriminately. Since the negative swing of the linear differential amplifier is approximately 3 volts in amplitude, either Q2 or Q3 will conduct. Assuming Q2 to be conducting, the base of Q4 will be at +5.1 volts, cutting it off and driving  $\underline{V}$  to approximately -20 volts. This is coupled to the base of Q5, driving it into conduction and making  $\underline{V}$  equal to 0 volts. CR2 and CR3 are forward controlled drop diodes to provide additional noise rejection.

It should be noted that the collector of Q6 is connected directly to the  $\underline{V}$  output. The term "Sb", which goes false during spacer bit time, causes Q6 to conduct forcing  $\underline{V}$  to 0 volts. This is coupled back to the base of Q5, which forces Q5 off and Q4 on during spacer bit time.

#### 3.5.4 Recirculating Registers

The recirculating registers, with the exception of A\*, consist of a read head preceded by a write head on the same track, which are physically located 32 bit-times apart. The output of the read head is routed indirectly to the record head causing the contents of the track to be recirculated each word period. The record amplifier which is a flip-flop (Figure 3-14) causes current to flow through the write head winding to write either a 1 or a 0. Exactly 32 bit-times later the read head senses this information. The output of the read head (Figure 3-15) is amplified and shaped in the read amplifier and the data amplifier, the output of which is fed to the record amplifier by way of the logic section. The result is that, as a bit is sensed at the read head, it causes the same bit to be recorded by the record head. Thus, once each word-time each bit will be read and re-recorded.

An example of a recirculating register write circuit (Aw') is shown in Figure 3-14. The Aw' signal applied to the base of Q3 is inverted and used as the complementary input to the low Zi flip-flop. The current path necessary to write a zero is as follows: assuming Q1 to be conducting and Q2 to be cut off, the current path is from the emitter of Q2 (-18 volts) through J2 pin Y, the head, J2 pin Z, and to ground through Q1. When Aw' comes true, zero voltage is applied to the plate of CR1, and -20 volts is applied to the plate of CR2, back biasing CR2. At this time CR1 is back biased because it is a controlled forward drop diode. Therefore, Q1 is held in conduction by -.6 volt, which is developed across CR1. This condition will exist until the clock pulse (CP) is applied. The clock is a positive going 4.5 to 5.0 microsecond pulse which drives through CR1 to the base of Q1, cutting it off. Normal flip-flop action will now take place establishing a new current flow path from the collector of Q1 (-20 volts) through J2 pin Z, the head, J2 pin Y, and Q2 to ground.

An example of a recirculating register read circuit (Arh) is shown in Figure 3-15. The signal induced in the read head is amplified through a high gain, linear read amplifier. The output of the read amplifier is applied to the base of Q1 and the base of Q2 as identical signals 180 degrees out of phase. The controlled forward drop diodes, CR1 and CR2, are used to provide a positive .6 volt bias as a noise rejection feature. The amplified signal is approximately 5 volts peak to peak, and the negative swing will set either Q1 or Q2 into conduction. The conduction of Q1 or Q2 at clock time sets a low Zi flip-flop (Q3 and Q4) to obtain a logical digital signal.

The A\* register is the same as all the other recirculating registers except that the read head is physically spaced 65 bit-times from the record head. This register is used only during M, N, and D functions.




FIGURE 3-14 RECIRCULATING REGISTER WRITE CIRCUIT

### 3.5.5 Read Amplifier

The read amplifier, or preamplifier, is used to amplify the read head signal for the clock, S1, S2, S3 Timing Tracks, and each of the recirculating registers (C, A, R, and A\*). It has an amplification factor of approximately 230. Its output is approximately a 5 volt signal whose polarity is determined by the direction of flux being read. Refer to Figure 3-16. The read amplifier is always followed by some circuit that converts its analog signal to digital information, usually a data amplifier.

### 3.5.6 Data Amplifier

The data amplifier, Figure 3-16, takes the analog information from the read amplifier and combines these signals with the clock to form a digital output. Its characteristic is that it takes complementary signals, if they are in the proper relationship to the clock, and sets the output to the appropriate true or false state corresponding to the level of the inputs.

The data amplifier consists of a flip-flop made up of Q3 and Q4, whose inputs are controlled by Q1 and Q2. Both Q1 and Q2 are normally not conducting due to the fact that the base is held at approximately +0.6 volt with respect to the emitters. This 0.6 volt bias is a result of the forward drop across the silicon diodes CR1 and CR2. Therefore, in order to cause either Q1 or Q2 to conduct, a signal must occur which goes more negative than 0.6 volts. All signals below 0.6 volts will have no effect on this circuit. When a signal which is more negative than 0.6 volts is applied to the base of either Q1 or Q2, the transistors will conduct, causing the collector voltage to go to 0 volts forming a true input to one side of the flip-flop. When the clock pulse goes true, the flip-flop will be set to the state determined by which of its inputs were made true. Thus, the output of the data amplifier is a digital output which corresponds to the flux pattern on the disc.




FIGURE 3-15 RECIRCULATING REGISTER READ CIRCUIT




FIGURE 3-16 TIMING TRACK CIRCUIT




FIGURE 3-17 CLOCK CIRCUIT

### 3.5.7 Clock Read Amplifier

The clock read amplifier, Figure 3-17, is driven by a read amplifier which applies the analog clock signal through a differentiating network to the base of Q1, which is normally cut off. This negative signal causes Q1 to conduct, which makes its collector swing positive. This positive shift is coupled through CR1 to the base of Q2, which is normally conducting. This causes Q2 to cut off, which makes its collector swing negative. This negative swing is applied to the base of Q3, which is an emitter follower, so its emitter will also swing negative. The emitter of Q3 is coupled to the base of Q4, causing the collector of Q4 to swing positive. This positive shift is capacitively coupled back to Q2 acting as positive feedback to assist in cutting off Q2. The result of this is a negative going signal with a very sharp leading edge, which will remain negative for a period determined by the setting of R1 and C4. The output signal should be false for 4.5 microseconds and true for 7.5 microseconds. This output signal is the intermediate clock which is used directly on the main memory matrix read amplifier and as an input to the clock drivers.

### 3.5.8 Clock Driver

The clock driver circuit, Figure 3-18, inverts the intermediate clock to produce a signal which goes from -12 volts to 0 volts at clock time, remains there for 4.5 microseconds, and then charges exponentially to -12 volts. This output signal from the clock driver is used to energize flip-flops throughout the machine.

The intermediate clock signal will activate all the clock drivers in the machine. There is one clock driver for every 5 flip-flops and at least one clock driver on every circuit card.




FIGURE 3-18 CLOCK DRIVER

### 3.6 COMMAND LOGIC

The following command logic describes the internal logical functions of the computer as each command is being executed. Each command is defined, along with the logic for the execution of the command, and an explanation of the logic involved.

The input/output logic is covered in Section 3.8.

Bring (Q1 Q2 Q3 Q4) Copy V into A. At the beginning of phase 4, inhibit the recirculation of A and substitute V in the record term. Terminate phase 4 at the end of one word-time and recirculate the new A.

$$Aw' = F G H Q2 Q3 Q4 V (Q1 + \dots) + \dots$$

F G H denotes phase command, Q1 Q2 Q3 Q4 the order, and V the information from memory.

$$\underline{F}' = F G H T3 + \dots$$

$$\underline{G}' = G H T3 + \dots$$

Extract (Q1 Q2 Q3 Q4) Retain in A all binary digits which are in the same positions as the binary 1's of V. Set to binary 0 all digit positions in A which are in the same positions as the binary 0's in V. The operation is executed using the fundamentals of binary multiplication without the carry (re-entry multiplication). The product AV is recorded in A. Phase 4 is terminated after one word-time.

The Aw' terms for the Bring and Extract orders are combined as they differ only in the setting of Q1.

$$Aw' = F G \underline{H} \underline{Q2} \underline{Q3} Q4 V (\underline{Q1} + A) + \dots$$

If Q1 is off, copy V into A. If Q1 is on, write a 1 into A only when both V and A are true.

Add (Q1 Q2 Q3 Q4) Add A and V and record the sum in A. End phase 4 after one word-time.

During the add operation the flip-flop L is used to hold the binary carry digits. L is always set off at the end of each word-time except during extended phase 4.

In phase 4 for addition, L is set on following the simultaneous occurrence of 1 bits in A and V; it is set off if A and V are 0; if A and V differ, the setting of L is left unchanged, as required by the rules of binary addition. Because of operations which make use of other inputs to the adder logic, the signals A and V are formed into terms I1 and I2, respectively. The sum of A and V, taking into consideration any carries, is recorded in A by the following terms:

$$\begin{aligned} I1 &= \underline{H} A + \dots \\ I2 &= \underline{H} V + \dots \\ L' &= \underline{\beta 3} (\underline{\alpha 5} + \dots) + \dots \\ &\quad \text{Where } \underline{\beta 3} = \underline{T3} + \dots \\ &\quad \quad \underline{\alpha 5} = \underline{S} \underline{I1} \underline{I2} \underline{L} \\ &\quad \quad \underline{S} \text{ indicates addition} \end{aligned}$$

$$\begin{aligned} \underline{L}' &= \underline{\beta 3} + Q2 (Q3 + \dots) (\underline{\alpha 8} + \dots) \\ &\quad \text{Where } \underline{\alpha 8} = \underline{S} \underline{I1} \underline{I2} \underline{L} \\ &\quad \quad \underline{\beta 3} = \underline{T3} (\underline{H} + \dots) \end{aligned}$$

$$Aw' = (F G Q1 Q2 Q3 + \dots) (L \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + L \underline{I1} \underline{I2}) + \dots$$

The inputs to  $\underline{L}'$  are gated by the order to allow the use of L in other operations.  $\underline{T3}$  inhibits the carry logic from turning L on at the end of the word period, and T3 in the  $\underline{L}'$  equation insures that L is set off except during extended phase 4. Q4 is omitted from the Aw' equation since it holds true for both addition and subtraction. The Q2 Q3 term is necessary in the  $\underline{L}'$  equation to inhibit carry logic from setting off L during the execution of Y, R, H, or C instructions.

Negative numbers are held in the memory and operated on as true complements and sign. A true complement is derived by subtracting each digit from the radix less 1, then adding one to the least significant digit, executing any carries required. An alternate method using the concept of the signed number system is to assign the sign digit the value 1 and to subtract the whole number from 2; i. e., the signed number representation of a negative 5 is 1.1011. Because of the form used for negative numbers, the addition process for positive and negative numbers is the same.

Subtract (Q1 Q2 Q3 Q4) Subtract V from A and retain the difference in A. Subtraction is performed by the logical process of taking the 1's complement of the digits in A, adding V, taking the 1's complement of the sum, and retaining the result in A. The reduction of the algebraic equations for the above operations results in:

$$Aw' = (F G Q1 Q2 Q3 + \dots) (L \underline{I1} \underline{I2} + L \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2}) + \dots$$

$$L' = \beta_3 (a_7 + \dots) + \dots$$

Where  $\beta_3 = \underline{T}_3 + \dots$   
 $a_7 = S \underline{I}_1 \underline{I}_2 L + \dots$

$$\underline{L}' = \underline{\beta}_3 + Q_2 (Q_3 + \dots) (a_6 + \dots)$$

Where  $\underline{\beta}_3 = T_3 (\underline{H} + \dots)$   
 $a_6 = S \underline{I}_1 \underline{I}_2 L$

$$S = \underline{H} Q_4 + \dots$$

S denotes subtraction

The L equations represent the binary carries from the addition of V and A which is the 1's complement of A. The summing of A, V, and L (the carry) remain the same as the add operation.

Unconditional Transfer (Q1 Q2 Q3 Q4) Take the next instruction from the memory location specified by the address portion of the instruction. To execute this operation, the recirculation of the C register is inhibited and the R register is copied into C. Phase 4 is ended after one word-time, and the new address is recirculated in C. During the next computation cycle the instruction will be read from the memory location whose address was just copied into C from R. Because it is not necessary to perform a search for an operand in the execution of the transfer order, phase 3 is terminated after one word-time. The on term for G is

$$G' = F \underline{G} T_3 Q_1 \underline{Q}_2 Q_3 \underline{be} + \dots$$

$$Cw' = F \underline{G} \underline{H} T_3 Q_1 \underline{Q}_2 Q_3 \underline{Q}_4 R + \dots$$

Where Q1 Q2 Q3 denotes the U or T order, and  
be denotes not execute.

The C recirculation term is not included here as it is given in the phase 2 discussion.

Test (Q1 Q2 Q3 Q4) Take the next instruction from the memory location specified in the instruction only if the number held in the accumulator is negative or if the Transfer Control switch is on and a 1 is held in the sign bit of the instruction word (negative test instruction).

Because the U and T orders differ only in the setting of Q4, the T order is executed by setting Q4 off (Q4) if the above conditions are met. Since the transfer is made in phase 4, the decision to execute the transfer is made during phase 3. At sign time (T3) of phase 3, the contents of the accumulator, the Transfer Control switch, and the sign digit of the R register are examined, and Q4 is set accordingly.

$$\underline{Q}_4' = Q_1 \underline{Q}_2 Q_3 T_3 A + Q_1 \underline{Q}_2 Q_3 T_3 R T_c + \dots$$

Where Tc = Transfer Control switch.

Sense (Q1 Q2 Q3 Q4) Stop unconditionally, or skip the next command contingent on the breakpoint switches.

Stop: Zero track address. Enter Blocked State (see Blocked State explanation).

Conditional skip: Non-zero track number addressing the skip switches. One or more 1 bits in the track address addressing BREAKPOINT switches that are off institute the skipping operation. A non-zero track number with a corresponding BREAKPOINT switch that is on causes the next instruction in sequence to be executed.

The method by which the skip operation is accomplished is as follows: On overflow and switch sensing, the skip operation causes the computer to disregard the next instruction and execute the second sequential command. This skip operation is controlled by the state of Q1 in phase 2. If Q1 is on in phase 2, F' is inhibited and phase 1 of the following instruction is entered.

$$F' = \underline{F} \underline{G} \underline{H} \underline{Q}_1 T_3 + \dots$$



Q1 is also set off as phase 1 is entered, allowing the normal phase sequence to continue.

$$\underline{Q1}' = \underline{G} \underline{H} \underline{Q1} \underline{T3} + \dots$$

This same term sets Q1 off during phase 4, sign time for all commands when Q1 is on.

In the execution of the skip command, the states of the P flip-flops are examined in conjunction with the settings of the BREAKPOINT switches. If coincidence occurs between at least one true P state and an off BREAKPOINT switch, Q1 will be set on and a skip will be executed.

$$\underline{Q1}' = \underline{G} \underline{H} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{T3} (\underline{P1} \underline{Tb1} + \underline{P2} \underline{Tb2} + \underline{P3} \underline{Tb3} + \underline{P4} \underline{Tb4} + \dots) + \dots$$

Where Tb1 through Tb4 denotes the BREAKPOINT switches.

If coincidence does not occur, Q1 will remain off and the next instruction will be taken in sequence; except, if all the P flip-flops are off, a stop will occur. (See Blocked State explanation).

Check Overflow (-Q1 Q2 Q3 Q4) If an overflow condition has occurred since the last check overflow command (indicated by a 1 in the sign bit of the C register), reset the overflow bit to 0 and execute the next command in sequence. When overflow is not indicated, the next command is skipped. The -Z command will also operate in the halt mode or BREAKPOINT mode. Therefore, if only overflow sensing is desired, the instruction should be given as -Z01000 (decimal) to avoid activating the BREAKPOINT switches or the halt mode.

Q1 is turned on during overflow check when a -Z instruction is given, and no overflow has occurred.

$$\underline{Q1}' = \underline{G} \underline{H} \underline{T3} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} (\underline{R} \underline{C} + \dots) + \dots$$

During the execution of an add or subtract order, terms of the adder logic are examined for lack of overflow at sign time and the C register is set accordingly.

$$\underline{Cw}' = \underline{F} \underline{G} \underline{T3} \underline{Q1} \underline{Q2} \underline{Q3} (\underline{a5} + \underline{a6} + \underline{a7} + \underline{a8}) + \dots$$

Where  $\underline{a5} = \underline{S} \underline{I1} \underline{I2} \underline{L}$   
 $\underline{a6} = \underline{S} \underline{I1} \underline{I2} \underline{L}$   
 $\underline{a7} = \underline{S} \underline{I1} \underline{I2} \underline{L}$   
 $\underline{a8} = \underline{S} \underline{I1} \underline{I2} \underline{L}$

During the execution of the divide order, an overflow will occur during the second word-time of the extended phase 4 if the numerator is larger than the denominator. Because division is accomplished by a logical process of addition and subtraction, the signs of the numerator and the remainder are used in determining whether an overflow has occurred. The sign of the partial quotient is held in A and that of the numerator in P6 during the second word-time of phase 4. The term for setting the C register on to record an overflow condition is

$$\underline{Cw}' = \underline{F} \underline{G} \underline{H} \underline{T3} \underline{Q3} \underline{P1} \underline{P6} \underline{A} + \underline{F} \underline{G} \underline{H} \underline{T3} \underline{Q3} \underline{P1} \underline{P6} \underline{A}$$

$\underline{F} \underline{G} \underline{H} \underline{T3} \underline{Q3} \underline{P1}$  denotes the sign digit of the second word-time of extended phase 4. Q3 identifies division, rather than multiplication. Because of the division process used, the sign of the numerator and that of the remainder will be different if the magnitude of the denominator exceeds that of the numerator. If not, an overflow will occur as denoted by P6 A or  $\underline{P6} \underline{A}$ .

Following a -Z command and during sign time of phase 4, recirculation of the C register is prevented, causing the overflow bit to be reset to 0.

$$\underline{Cw}' = \underline{G} \underline{S2} \underline{C} \underline{brc} (\underline{F} + \underline{T3} + \underline{R} + \underline{Q1} + \underline{Q2} + \underline{Q3} + \underline{Q4} + \dots) + \underline{G} \underline{T3} \underline{C} \underline{brc} + \dots$$

The last term is added to allow normal recirculation of the overflow bit during phase 1 and phase 3.  $\underline{T3}$  is added to prevent copying the sign bit from R on a U or T command.

$$Cw' = F G \underline{H} \underline{T3} Q1 \underline{Q2} Q3 \underline{Q4} R + \dots$$

Blocked State Inhibit the continuation of computation on the execution of a sense command or when in the One Operation mode.

In normal operation, setting the G flip-flop on for entering phase 2 is controlled by Q2. If Q2 is off in phase 1, G cannot be set on, and phase 1 is continued indefinitely in the blocked state.

$$G' = \underline{G} \underline{H} \underline{T3} K Q2 \underline{be} \underline{bs} Ga + \dots$$

Where bs denotes the START COMPUTE switch is not activated,  
and  $Ga = \underline{Faf}$

During phase 4 at sign time (T3) for orders in which Q2 is off and the order is not a sense 00, Q2 is always turned on.

$$Q2' = F G T3 \underline{Q2} \underline{O1} (Q1 + Q3 + Q4 + P1 + P2 + P3 + P4 + P5 + P6) + \dots$$

Where O1 indicates that the machine is not in One Operation or Manual Input mode.

The Q's contained within the parentheses indicate all orders in which Q2 is off, except Sense, and the P terms indicate all but a 0 track address.

During the execution of an input order, blocked state occurs if the ONE OPERATION switch is on:

$$\underline{Q2}' = G T3 \underline{Q1} Q2 \underline{Q3} \underline{Q4} O1 B1 + \dots$$

When in the Manual Input mode, a blocked state is introduced because the ONE OPERATION switch is electrically interlocked with the MANUAL INPUT switch; i. e., O1 is true when in the Manual Input mode.

When in the One Operation mode, it is necessary to inhibit the continuation of computation after the execution of each instruction. This is accomplished by including the signal from the ONE OPERATION switch (O1) in the Q2' and Q2' equations.

If O1 is true at the end of phase 4, the setting of Q2 on is inhibited for all orders in which it is off. For all orders in which Q2 is on during phase 4 with the exceptions of multiply and divide, O1, being true, will force Q2 to be set off on entering phase 1:

$$\underline{Q2}' = G T3 O1 Q1 + \dots$$

Here Q1 denotes the orders other than N, M, and D.

On the execution of an N, M, or D command, Q2 is set off at the end of the full operation by the same term which sets H off.

$$\underline{Q2}' = O1 \underline{H}' + \dots$$

To effect a release from the blocked state, the start signal (bs) sets Q2 on.

$$Q2' = \underline{F} \underline{G} \underline{H} bs + \dots$$

F G H is included to prevent the start signal from affecting the setting of Q2 except during phase 1. The bs signal is derived from the START switch on the control panel.

Hold (Q1 Q2 Q3 Q4) Record the contents of A in memory, retaining the number in the accumulator. Phase 4 is limited to one word period. Recording in main memory is gated by the term

$$W = F G \underline{H} Q1 Q2 \underline{Q3} + \dots$$

which goes true at the beginning of phase 4 and remains true during the execution of the Hold order denoted by Q1 Q2 Q3. The information to be recorded for the Hold order is denoted by the term:

$$Vw' = L (Q1 A + \dots)$$

L is included in the record term to force-record a 0 in the spacer bit and is turned off at the end of each word-time. After the first digit time of phase 4 with W true, L is set on to allow the recording of A into memory.

$$\begin{aligned} L' &= W + \dots \\ \underline{L}' &= T3 (\underline{H} + \dots) + \dots \end{aligned}$$

Q1 is necessary to indicate that Vw' should copy A and not C as in the R order.

A recirculates following the equations given in the phase 1 discussion.

Clear (Q1 Q2 Q3 Q4) Record the contents of A in memory, clearing the contents of the accumulator to zero during phase 4. Recording in memory for the Clear order is executed in the same manner as the Hold command; however, the recirculation of the A register is inhibited leaving the contents of the register "0" at the end of phase 4. This is accomplished by forming the A recirculation term with a combination of the Q states, excluding the Clear command. The term

$$\underline{Aw}' = Q1 \underline{Q3} \underline{Q4} Aa + \underline{Q2} (Q3 + \underline{Q4}) \underline{Faf} Aa + \dots$$

includes U, T, H, Y, R, P, and Z but excludes C. (See phase 1 discussion.)

Store Address (Q1 Q2 Q3 Q4) Store only the address portion of A in memory during phase 4. The store gate term W is set true for the address portion of the word, as identified by S2, instead of for one full word-time as above. This is controlled by the order Q1 Q2 Q3.

$$W = F G \underline{Q1} \underline{Q2} Q3 S2 + \dots$$

The information to be recorded is copied from A

$$Vw' = L (\underline{Q4} A + \dots)$$

Q4 is included to indicate that Vw' is to copy A rather than C as in the R order.

L is set on before W by the term:

$$L' = F G \underline{Q2} + \dots$$

This allows recording the first digit of S2 time.

Return Address (Q1 Q2 Q3 Q4) Add 1 to the address held in C and record the sum in the memory.

The record gates W and L are set true as in the store address instruction. The information to be recorded is copied from C.

$$Vw' = L (\underline{Q1} \underline{Q4} K \underline{C} + \underline{Q1} \underline{Q4} \underline{K} C + \dots)$$

K, which is set on at the end of each word time, adds 1 to the least significant digit of the address portion of C by means of the terms included in Vw'. Thereafter, K acts as the carry flip-flop, being set off by the occurrence of the first 0 in C as in phase 2.

$$\underline{K}' = G \underline{H} S2 \underline{C} \underline{Faf} (Q3 + \dots) + \dots$$

Multiply N (Q1 Q2 Q3 Q4) Multiply A times V and retain the least significant digits of the product in A.

The process of multiplication consists of a series of additions of the multiplicand to the partial product and the shifting of the partial product for each digit of the multiplier. As multiplication continues from the first bit of the multiplier to the last, the partial product formed by each addition and shift increases from 1 word period to approximately 2, requiring a minimum of 64 word periods (2 for each bit of the multiplier) to complete the product of A and V. Phase 4 is extended by setting the flip-flop H on at the end of one word-time of the normal phase 4 when F and G are set off. Thereafter, for the next 63 word-times, the succession of arithmetic processes which form the partial product are carried out. V is copied into R during the first word-time of phase 4 to have the multiplicand available throughout the execution of the order.

$$Rw' = G \underline{H} V \underline{Q1} \underline{Q2} a9 + \dots$$

$$H' = F G \underline{H} T3 \underline{Q1} \underline{Q2} a9$$

Where  $a9 = Q3 + \dots$

To retain the bits of the full product the accumulator is extended to 2 word periods and 1 bit by the use of the A\* register.

Note:  $Aw*' = Aw'$

During the first word period of multiplication, the two-word A\* register will contain the 32 bits of the multiplier and one word of the partial product. As multiplication continues, the partial product increases to approximately two words and the multiplier decreases to zero. This is accomplished by dropping each bit of the multiplier from recirculation as it is used and shifting the remainder of the multiplier and the increased partial product to the next most significant bit position. The bits presented by the A\* read head occur exactly 65 bit times after being recorded. This delay of one bit time beyond two word-times precesses or shifts the digits presented by A\* one bit time for each two-word period of the multiplication process. As they are used, the bits of the multiplier are dropped off by inhibiting the recording of Aw' at the last sign bit time of each two-word period of multiplication. To accomplish this, the Aw' record equation is formed of terms which exclude the sign time of the last word of the two-word periods. To mark each of the two-word periods required for the addition of the multiplicand to the partial product, flip-flop P1 is turned off at the end of the first word period of phase 4. At the end of the next word period it is set on, then off at the end of the next word period, and so forth until the end of multiplication. For each even word period, P1 will be off; for each odd period it will be on. Excluding the first word-time of phase 4, the first word of each pair of words is marked by P1 and the last by P1.

$$P1' = H T3 \underline{P1} + \dots$$

$$\underline{P1}' = G T3 P1 P1b + H T3 P1 + \dots$$

Where P1b = I/O interlock

Because of the signed-number representation used, multiplication by the first bit of the multiplier (the sign bit) is eliminated and either the multiplicand or zero is subtracted from the partial product.

The subtraction occurs in the second word period of phase 4 when the partial product (zero) is presented in lieu of A\*. During the third word period, a 1 is subtracted from each bit of the multiplier if the multiplicand is negative. The effect of this is to add 1 to the least significant bit of the multiplier, which is the spacer bit. This is necessary to prevent a carry from the previous additions to the partial product from falsifying the multiplier. The carry from the addition in the even word periods, when the least significant bits of the partial product and the multiplicand are added, is extended into the odd word periods in which the remainder of the multiplier as well as the most significant bits of the partial product are read from the extended A register. (The condition in which the carry will affect the multiplier will occur only when the multiplier is positive and the multiplicand is negative.) If the multiplicand is positive, zeros will be subtracted. The two-word period in which the subtraction takes place is denoted by F G H, the event word period by P1, and the odd

word period by P1. The subtraction term in the normal adder logic is made true by:

$$S = \underline{F} \underline{H} \underline{Q3} + \dots$$

Where Q3 is necessary to distinguish multiplication rather than division

$\underline{F} \underline{H}$  will be true only for the 2nd and 3rd word-times of multiply.

The multiplicand will be subtracted from the initial partial product in word period 2 if the sign of the multiplier is 1. During the first word period of phase 4 the sign bit of A, which is the first multiplier bit, is copied into P6 and is dropped from the A register by excluding the sign time from the Aw' equation:

$$Aw' = \underline{H} \underline{A} \underline{T0} \left[ \underline{T3} \underline{Q1} \underline{Q2} \underline{a9} + \dots \right] + \dots$$

Where  $\underline{a9} = \underline{Q3} + \dots$

The Q terms denote multiply only.

$$P6' = \underline{F} \underline{G} \underline{H} \underline{T3} \underline{A} \underline{P6a} + \dots$$

$$\underline{P6}' = \underline{F} \underline{G} \underline{H} \underline{T3} \underline{A} \underline{P6a} + \dots$$

Where P6a = I/O interlock

The I2 term of the adder logic in word-time 2 is dependent on P6.

$$I2 = \underline{G} \underline{H} \underline{P1} \underline{P6} \underline{R}$$

$\underline{P1} \underline{G}$  indicates the second word period. If P6 is true, I2 will follow R; otherwise, I2 will equal zero.

The record term for word-time 2 is:

$$Aw' = (\underline{H} \underline{P1} + \dots) (\underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2})$$

Where I1 = 0 and I2 = (as above)

The adder term is the same as for normal addition or subtraction. The fact that T3 is eliminated from the equation allows the subtraction to carry through the sign time of the even word and into the odd word period.

Word Period 3 As subtraction continues into word period 3, the Aw' equation is

$$Aw' = (\underline{H} \underline{T3} + \dots) (\underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2}) + \dots$$

Because P1 is true for this word-time, the term H T3 will inhibit the recording of the bit which occurs at sign time. The bit which would normally be recorded at this time is the next bit of the multiplier to be used. Accordingly, it is set into P6 where it is used to control the next arithmetic operation. During this word-time the shifted multiplier is presented by A\*, and 1's are subtracted from each bit position of the multiplier, if the multiplicand is negative, for the reason discussed previously. Otherwise, a zero is subtracted.

I1 follows the A\* read signal. I2 will be true for the full word-time if P5 is true. P5 is set to the sign of the multiplicand during the first word period and remains in that setting for the remainder of the multiplication period.

$$P5' = \underline{G} \underline{H} \underline{T3} \underline{V} \underline{P5a} + \dots$$

$$\underline{P5}' = \underline{G} \underline{H} \underline{T3} \underline{V} \underline{P5a} + \dots$$

$$P6' = \underline{H} \underline{T3} \underline{P1} \underline{Q3} \underline{A^*} + \dots$$

Copy the multiplier bit into P6

$$\underline{P6}' = \underline{H} \underline{T3} \underline{P1} \underline{Q3} \underline{A^*} + \dots$$

Q3 is included to denote multiplication.

$$I1 = A* H Q3 P1 + \dots$$

Where Q3 P1 denotes the odd word-times of multiplication

$$I2 = H Q3 P1 \underline{F} P5 + \dots$$

Where Q3 P1 F denotes the third word-time of multiplication

The carry logic to allow the subtraction and carry beyond sign time of word period 2 is

$$L' = \beta^3 (T3 + H Q3 P1) (S I1 I2 L + \dots) + \dots$$

$$\underline{L}' = T3 (\underline{H} + \underline{Q3} + P1) + Q2 (Q3 + \dots) (\underline{\alpha 6} + \dots) (S I1 I2 L + \dots)$$

The term H Q3 P1 allows the carry logic to operate at sign time of even word periods.

The term P1 T3 replaces the normal off term for L.

Word Periods 4 to 63 For the remaining 61 word periods of multiplication the multiplicand, or zero, is added to the shifted partial product during every even word period depending on the state of P6, the multiplier bit. The addition is carried over into the odd word, and the new multiplier bit set is into P6 at the end of the odd word period. If the multiplicand is negative, a 1 is added to the partial product in every bit position to the left of the most significant bit of the multiplicand when the multiplier bit is a 1.

To denote word times 4 through 63 as different from 2 and 3, F is set on and remains on until the end of multiplication.

$$F' = \underline{F} \underline{G} H P1 T3 + \dots$$

The equations pertinent for these word periods are as follows:

$$I1 = A* H F \underline{G} + \dots$$

$$I2 = \underline{G} H \underline{P1} P6 R + H Q3 P1 P5 P6$$

$$L' = \beta^3 (T3 + H Q3 P1) (S I1 I2 L + \dots) + \dots$$

$$\underline{L}' = T3 (\underline{H} + \underline{Q3} + P1) + Q2 (Q3 + \dots) (\underline{\alpha 8} + \dots) (S I1 I2 L + \dots)$$

$$Aw' = (H \underline{T3} + H \underline{P1} + \dots) (L I1 I2 + L \underline{I1} \underline{I2} + \underline{L} I1 \underline{I2} + \underline{L} \underline{I1} I2)$$

The flip-flop P1 continues to mark the even-odd word periods.

I1 copies A\* during every word period. The first term of I2 is active for each even word-time; the second term, for each odd word period.

By the end of the 64th word period the full product is held in the two-word accumulator with the least significant bits having just been recorded. To retain the least significant bits of the product in the A register, the extended phase 4 is ended and phase 1 is entered, during which the normal A recirculation term continues to hold the least significant bits in A. In order to determine the last word period of multiplication, the sector address held in the track S1 is copied each word-time of phase 3 into the 4th through 10th bit positions of the C register as denoted by S2 S3.

$$Cw' = \underline{G} \underline{H} S1 \underline{S2} \underline{S3} + \dots$$

When the correct address of the operand is found in phase 3, the last address copied into C is the address of the operand. When phase 4 is entered, this address is recirculated in C:

$$Cw' = G \underline{S2} C \underline{brc} (Q2 + \dots) + \dots$$

During the extended phase 4 the full contents of the C register is recirculated.

$$Cw' = H C \underline{brc} + \dots$$

Since the end of multiplication exactly coincides with the word-time in which the operand address was located (because the  $\underline{S2} \underline{S3}$  portion of the S1 track is recorded so that addresses 64 word-times apart are identical), the address copied into the C register is used to seek agreement with the address appearing in the track S1. The flip-flop K is again used as the comparison device, being turned on at the beginning of each word period and set off when the digits of C and S1 disagree.

$$\begin{aligned} K' &= T3 \underline{Faf} (G + \dots) + \dots \\ \underline{K}' &= H \underline{S1} \underline{S2} r1 + H \underline{S1} \underline{S2} \underline{S3} r1 + \dots \\ &\text{Where } r1 = C H + \dots \end{aligned}$$

$\underline{S3}$  is included in the true comparison term, since S1 is true during sign digit time and would give a false comparison.

When K is found on at the end of sign time during word periods 4 through 63 as marked by  $\underline{F} \underline{G} \underline{H}$ ,  $\underline{F}$  and  $\underline{H}$  are set off and phase 1 is entered.

$$\begin{aligned} \underline{F}' &= \underline{F} \underline{H} T3 \underline{Q4} K + \dots \\ \underline{H}' &= \underline{H} T3 K \underline{Q4} + \dots \end{aligned}$$

It is necessary to include  $\underline{Q4}$  to distinguish between Multiply M and Multiply N.

Multiply M ( $\underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4}$ ) Multiply A times V and retain the most significant digits of the product in A.

The process of Multiply M is carried out in a fashion identical to that for Multiply N, with the exception of the last word period. During this time the least significant digits are recorded in A, and the most significant digits are not available from A\* until the next word time.

Phase 4 is not ended at this time but is extended an additional two word periods. During the 65th word period the most significant digits of the product are recorded in A. At the end of this word-time the product is one digit out of place (this is caused by multiplying by the spacer bit). One more word period, the 66th, is used to add A to A, effectively shifting the product one digit left. The 65th word-time is denoted by  $\underline{F} \underline{G} \underline{H} \underline{P1}$ . G is set on while F is left on.

$$\begin{aligned} G' &= \underline{G} \underline{H} T3 K \underline{Ga} \underline{Q4} \underline{be} + \dots \\ &\text{Where } \underline{Q4} \text{ denotes Multiply M rather than N.} \end{aligned}$$

No changes are made in the P or the adder logic and the  $Aw'$  equation.

The next word period, denoted  $\underline{F} \underline{G} \underline{H} \underline{P1}$ , is the last word period. The inputs to the adder are now A and A.

$$\begin{aligned} I1 &= \underline{F} \underline{G} \underline{Q3} \underline{P1} A + \dots \\ I2 &= \underline{G} \underline{H} \underline{Q3} \underline{P1} A + \dots \\ Aw' &= (H \underline{P1} + \dots) (L I1 I2 + L \underline{I1} \underline{I2} + \underline{L} I1 \underline{I2} + \underline{L} \underline{I1} I2) \end{aligned}$$

At the end of word period 66, F, G, and H are set off and phase 1 is entered.

$$\begin{aligned} \underline{F}' &= F G T3 \underline{P1} + \dots \\ \underline{G}' &= G H T3 Q3 \underline{P1} + \dots \\ \underline{H}' &= \beta6 + \dots \end{aligned}$$

Where  $\beta6 = G H T3 Q3 \underline{P1}$

The word periods of the multiplication operations and the inputs and the outputs to the adder are simplified in Table 3-3 for reference.

TABLE 3-3 MULTIPLICATION Q1 Q2 Q3

Word Period	F G H P1	Aw'	I1	I2	S
1	1 1 0 X	A <u>T3</u>	(A)	(V)	
2	0 0 1 0	$\Sigma$	0	P6R	1
3	0 0 1 1	$\Sigma$ <u>T3</u>	A*	P5	1
4	1 0 1 0	$\Sigma$	A*	P6 R	0
5	1 0 1 1	$\Sigma$ <u>T3</u>	A*	P6 P5	0
6, 8, ... 62	1 0 1 0	$\Sigma$	A*	P6 R	0
7, 9, ... 63	1 0 1 1	$\Sigma$ <u>T3</u>	A*	P6 P5	0
64	1 0 1 0	$\Sigma$	A*	P6 R	0
65	1 1 1 1	$\Sigma$ <u>T3</u>	A*	P6 P5	0
66	1 1 1 0	$\Sigma$	A	A	0

N ends here  
M ends here

$\Sigma =$  Summation

Divide (Q1 Q2 Q3 Q4) Divide A by V and retain the rounded quotient in A.

The procedure for division is a non-restoring system in which each step brings the remainder toward zero by subtracting or adding the denominator as its sign agrees or disagrees with that of the remainder. It makes use of the extended accumulator to provide space for the storage of the growing set of quotient digits and to provide, by precession, for the doubling or shifting of the remainder at each step. As in multiplication, each step of division requires two word periods.

The denominator, V, is copied during the first word period of phase 4, into R; the sign being set into P5 as in multiply.

$$\begin{aligned} R_w' &= G \underline{H} V \underline{Q1} \underline{Q2} \alpha9 + \dots \\ P5' &= G \underline{H} T3 V P5a + \dots \\ \underline{P5}' &= G \underline{H} T3 \underline{V} P5a + \dots \end{aligned}$$

Where  $\alpha9 = Q3 + Q4$

During the first word-time of divide the sign of A is copied into P6 and held there for the next two word periods. At the same time the sign of the numerator in A is dropped from recirculation.

$$\begin{aligned} P6' &= F G \underline{H} T3 A P6a + \dots \\ \underline{P6}' &= F G \underline{H} T3 \underline{A} P6a + \dots \\ Aw' &= \underline{H} A \underline{T0} [\underline{T3} \underline{Q1} \underline{Q2} \alpha9 + \dots] + \dots \end{aligned}$$

Where  $\alpha9 = Q3 + Q4$

Thereafter, the sign of each new remainder is set into P6 and held for two word periods. The new remainder is formed and recorded in each even word period. The sign of the remainder is then available at the A read head at sign time of the odd word periods.



$$P6' = H P1 T3 A Q3 + \dots$$

$$\underline{P6}' = H P1 T3 \underline{A} \underline{Q3} + \dots$$

During each pair of word periods of divide, the sign of the remainder is shifted one digit position, forming successive digits of the partial quotient. In each even word period from word-time 4 through 64, the doubled prior-remainder is corrected by the subtraction or addition of the denominator as the two signs held in P5 and P6 agree or differ. In the odd word periods, 3 through 65, the extended accumulator recirculates the partial quotient. Word periods 1; 2 and 3; 4 through 64; 65 and 66; and 67 are identified by  $F G \underline{H}$ ,  $\underline{F} G H$ ,  $F \underline{G} H$ ,  $F G H$ , and  $\underline{F} G H$ , respectively. For word period 2 the first digit of the quotient is formed:

$$I1 = \underline{F} \underline{G} \underline{Q3} \underline{P1} A + \underline{F} \underline{G} S1 S3 \underline{Q3} \underline{P1} P6 + \dots$$

Where A = Numerator less sign  
P6 = Sign of numerator

$$I2 = H \underline{Q3} \underline{P1} R + \dots$$

$$L' = \beta 3 (a5 + a7) + \dots$$

$$(\underline{T3} + \dots) (\underline{S} I1 I2 \underline{L} + S I1 I2 \underline{L}) + \dots$$

$$\underline{L}' = \beta 3 + Q2 (Q1 + \dots) (a6 + a8)$$

$$T3 (\underline{Q3} + \dots) + Q2 (Q1 + \dots) (\underline{S} I1 I2 \underline{L} + S I1 I2 \underline{L})$$

$$Aw' = (H \underline{P1} + \dots) (L I1 I2 + \underline{L} I1 I2 + \underline{L} I1 I2 + L I1 I2) + \dots$$

$$S = H \underline{Q3} \underline{P5} \underline{P6} + H \underline{Q3} P5 P6 + \dots$$

For word period 3:

$$I1 = \underline{G} H \underline{Q3} P1 A^* + \dots$$

$$I2 = 0 \text{ (No copy term)}$$

$$Aw' = (H \underline{T3} + \dots) (L I1 I2 + \underline{L} I1 I2 + \underline{L} I1 I2 + L I1 I2)$$

For the subsequent odd word-times:

$$I1 = H Q3 P1 A^* + \dots$$

$$I2 = 0 \text{ (To prevent change of partial quotient, no term comes true.)}$$

$$Aw' = (H \underline{T3} + \dots) (L I1 I2 + \underline{L} I1 I2 + \underline{L} I1 I2 + L I1 I2)$$

(Drop shifted MSD of numerator)

For the subsequent even word-times:

$$I1 = \underline{F} \underline{G} H A^* + \dots$$

$$I2 = H \underline{Q3} \underline{P1} R + \dots$$

S, L, and A terms are as in word period 2.

By the end of 64 word periods the sector address coincidence occurs; however, the division process requires three more word periods to be completed. At sector coincidence, G is set on and remains on for two word periods.

$$G' = \underline{G} H T3 K \underline{Ga} Q4 \underline{be} + \dots$$

At sign time of the second word period in which G is on, denoted by  $\underline{P1}$ , F is set off. G remains on, denoting the 67th word period.

$$\underline{F}' = F G T3 \underline{P1} + \dots$$

By the end of the 66th word period the full quotient is available in either its true or complemented form. Because of the system of division used, the factor determining whether the quotient is complemented or not is the sign of the denominator. If the sign of the denominator is positive, the quotient will always be complemented. The quotient is rounded by subtracting a 1 from each digit position if the sign of the remainder (the most significant digit of the remainder) and the sign of the denominator agree; otherwise, zeros are subtracted. Complementing and rounding occur simultaneously in the 67th word period.

$$I1 = \underline{F} G H \underline{A}^* \underline{P5} + G H \underline{Q3} \underline{P5} \underline{A}^* + \dots$$

$$I2 = \underline{F} G H \underline{P5} \underline{P6} + \underline{F} G H \underline{P5} \underline{P6} + \dots$$

$$S = \underline{F} G H + \dots$$

$$Aw' = (\underline{F} G H + \dots) (\underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2} + \underline{L} \underline{I1} \underline{I2})$$

At the end of the 67th word period division is ended, and phase 1 is entered by setting G and H off. The rounded quotient recirculates in A.

$$\underline{G}' = G T3 \underline{F} + \dots$$

$$\underline{H}' = \underline{F} G H T3 + \dots$$

The simplified word periods for division are given in Table 3-4.

TABLE 3-4 DIVIDE Q1 Q2 Q3 Q4

Word Period	F G H P1	A'	I1	I2	S
1	1 1 0 X	A T3	(A)	(V)	(1)
2	0 0 1 0	$\Sigma$	(A T3 P6)	R	(P5 P6 + P5 P6)
3	0 0 1 1	$\Sigma$ T3	A*	0	(P5 P6 + P5 P6)
4	1 0 1 0	$\Sigma$	A*	R	(P5 P6 + P5 P6)
5-63	1 0 1 1	$\Sigma$ T3	A*	0	(P5 P6 + P5 P6)
6-64	1 0 1 0	$\Sigma$	A*	R	(P5 P6 + P5 P6)
65	1 1 1 1	$\Sigma$ T3	A*	0	(P5 P6 + P5 P6)
66	1 1 1 0	$\Sigma$	A*	R	(P5 P6 + P5 P6)
67	0 1 1 1	$\Sigma$	(P5 A* + P5 A*) (P5 P6 + P5 P6)		1

$\Sigma$  = Summation

### 3.7 INPUT-OUTPUT CIRCUITS

The following circuits are used in conjunction with input-output equipment. These circuits are physically located on the I/O cards. Since the input-output signals differ in nature from the computer signals, they are covered separately.

#### 3.7.1 One-Shot Multivibrator

The primary purpose of the one-shot multivibrator, Figure 3-19, is to supply drive pulses to the electro-mechanical input/output devices. These input/output devices must have an applied signal which is long in duration, compared to the time of the signals used in the computer. For instance, the Tally Reader must have a 4.5 millisecond pulse applied to the escapement coil. The capacitor C1 is used to control the time of the on state of the one-shot; therefore, C1 is individually selected depending on the function performed.

The Value of Capacitor C-1 is dependent upon the pulse width desired

PULSE WIDTH	C-1
4 $\mu$ s	820 pf
4.5 ms	1.0 $\mu$ f
10 ms	2.2 $\mu$ f
50ms	10.0 $\mu$ f




FIGURE 3-19 ONE-SHOT MULTIVIBRATOR

The one-shot exists in a stable state where A is the true output signal, and A is the false output signal. When an input signal is applied, the A\* term going from false to true, the one-shot will change state and remain changed for a specified period of time.

With the input A\* at a false level, Q1 is held in a conducting state and Q2 is cut off. Q1 is conducting by virtue of approximately -7V on its base, which is developed from the divider composed of R1, R6, CR1, R5, to -20V, and R3 to ground. Q2's base voltage is a function of the state of Q1 and is +3V, if Q1 is conducting, or -12V, if Q1 is cut off. These voltages are developed from the divider composed of either Q1 or R2, R4, and R9. C1 has -7V on the Q1 side and -8.5V on the Q2 side, or a net charge of 1.5V. The -8.5V is developed from the -20 supply, through R8 and R7 to ground.

When the input A\* goes true, C2 and R3 differentiate the rise into a positive going 20V spike, from -7V to +13V, which is coupled through CR1 to the base of Q1 causing it to cut off. At the same instant that the +13V is applied to the base of Q1, C1 is able to charge to nearly 13V through the low impedance path composed of R8, CR2, and C1. C1 now has -8.5 volts on the Q2 side and +13 volts on the Q1 side, or a net charge of approximately 21 volts. When Q1 cut off, its collector dropped to approximately -18V. This caused the base of Q2 to drop from +3V to approximately -12V, so Q2 now begins to conduct. When Q2 conducts, it completes the discharge path for C1, which commences to discharge through CR3, Q2, to ground, through the power supply to R1, R6 to the more positive side of C1. The positive side of C1 is common with the base of Q1, so that as C1 bleeds off, its positive side falls off toward its static state of -7V at a rate contingent on the values of C1 itself, and potentiometer R1. When it has discharged to the point that Q1's base is no longer positive, Q1 begins to conduct. This returns ground to Q1's collector and +3V to Q2's base, cutting it off, and restoring the one-shot to its static state. It has thus completed one full cycle of output for one input and will now remain in this static condition until another input occurs. The one-shot will trigger only on the leading edge of an input signal. When the input returns to a false level, the spike generated by the differentiation of the trailing edge is unable to pass CR1.

The one-shot has a recovery time of about 1/3 its own period. Potentiometer R1 on each of the one-shots is adjustable, so that the time constant can be adjusted during preventative maintenance and field service conditions as required.

### 3.7.2 Astable Multivibrator

The astable, or free running, multivibrator generates a continuous train of complementary pulses from both of its outputs. (See Figure 3-20.) The A output will go true and the  $\bar{A}$  output will go false for a specified period of time determined by the value of C1 and the setting of potentiometer R1. The width between pulses, when A is false and  $\bar{A}$  is true, is determined by C2 and the setting of potentiometer R2. Therefore, the adjustment of R1 determines the pulse width, and the adjustment of R2 determines the width between pulses.

The astable multivibrator is not self starting; it receives an input from -20d which causes it to start.




FIGURE 3-20 ASTABLE MULTIVIBRATOR

### 3.7.3 Storage Translator Driver

The storage translator driver, Figure 3-21, is essentially a bi-stable device whose output is capable of driving a large inductive load. Its characteristics are such that if both the A and B inputs are true Q1 will be cut off. With Q1 cut off, the base of Q2 will go negative, causing Q2 to conduct. When Q2 conducts, its collector goes positive, and the positive collector voltage is coupled back through CR1 to keep Q1 cut off. Therefore, this device will remain in this state regardless of what the state of the A and B inputs may be. The only way to reset the driver is to make input C negative. This causes Q1 to conduct and restores the driver to its off state. Q3 is a power transistor which conducts when Q2 is conducting, since its base is connected directly to the emitter of Q2. The output of Q3 is usually connected to a coil in an output device.




FIGURE 3-21 STORAGE TRANSLATOR DRIVER

In the quiescent, or off state, of the storage translator driver, Q1 is normally conducting, holding Q2 and Q3 cut off. Q1 is held in the conducting state by placing a negative potential on its base. This is accomplished by the voltage divider, consisting of R1 and R2.

In the non-energized state either input "A", input "B", or both are false (-20V). Therefore, either -10V or -20V is applied to the cathode of CR2. Since the plate of CR2 is returned to +15V through the 56K (R4), CR2 will be forward biased and Q1 will conduct. Also, since Q2 is cut off, there is a voltage divider from the -20V through R5 and R6 to the +15V supply, placing a negative voltage on the plate of CR1, back biasing CR1, and preventing circuit interaction.

During phase 1, sign time, of a print order both "A" and "B" inputs will come true applying zero volts to the voltage divider, consisting of R1 and R2. This voltage is applied to the base of Q1, cutting it off. The collector of Q2 then goes to -20 volts, forming a voltage divider consisting of R7 and R8 to the +15 volt supply, which places a negative potential on the base of Q2, causing it to conduct. The collector of Q2 goes to ground, and the voltage divider which consists of R5 and R6 places a positive potential on the anode of CR1, forward biasing it and coupling the positive potential through CR2 to hold Q1 cut off.

Since Q2 is an emitter follower, a negative signal on its base causes a negative swing on the emitter, which is directly coupled to the base of Q3. This causes Q3 to conduct, completing a path for current flow from a -48V source in the I/O equipment, through a channel magnet to ground, through Q3.

Q1 will remain cut off until the STC-3 CAM contacts close at 260° of the translator cycle in the Flexowriter, when placing -20V on the reset line "C". The voltage divider from this -20V through R3 and R4 to +15V places a negative potential on the base of Q1, back biasing CR2 and forcing Q1 into conduction. Q1's collector goes to zero volts which places a positive potential on the base of Q2, cutting it off. When Q2 cuts off, its collector goes to -20V which places a negative potential on the anode of CR1, back biasing it and allowing the inputs "A" and "B" to again become effective. At 300° of the translator cycle the reset line "C" is allowed to float, and Q1 is held in conduction by the circuit action described previously.

In the case of the Tally Punch, the reset pulse is the signal  $X_p$  and is at a -20V level for 13.5 ms beginning with the fall time of  $R_p$ .

### 3.7.4 Storage Clutch Driver

The storage clutch driver, Figure 3-22, is essentially the same as a storage translator driver, except that it requires only that the A input be true at clock time to set it on. This circuit will remain on until the B input goes negative. The output drives a clutch coil in an output device.




FIGURE 3-22 STORAGE CLUTCH DRIVER

### 3.7.5 Clutch Driver

The clutch driver, Figure 3-23, is essentially a power amplifier used to drive clutch coils on an input/output device. The output B will remain true only as long as input A is true.




FIGURE 3-23 CLUTCH DRIVER

### 3.7.6 Translator Driver

The translator driver, Figure 3-24, is essentially a nor gate which drives a power amplifier. Both the A and B inputs must be true in order to have an output at C, which is connected to a coil in an input/output device. The C output will remain true only as long as both inputs remain true.




FIGURE 3-24 TRANSLATOR DRIVER

### 3.8 GENERAL I/O LOGIC

The logic of the LGP-21 is so arranged that most flip-flops have general control terms, which are distributed throughout the logic system (including the I/O boards) by means of the distribution board. This arrangement allows any I/O equipment (through its I/O board) to communicate with and thus control much of the LGP-21 logical operation. The applications of this will be seen when the I/O logic is studied in detail.

The Flex-Tally I/O Board has two flip-flops which are used for device selection. These are the Ff flip-flop which selects the Flexowriter and the Ft flip-flop which selects the Tally Reader. The Tally P and R I/O Board uses a common flip-flop Fy, which will select both the Tally Reader and the Tally Punch. The Fy signal is gated with Q3 to determine which device will be selected. Each of the I/O select flip-flops is turned on at sign time of phase 3 of an input or print instruction by addressing it with the track address of the instruction word. To illustrate, consider the Flexowriter flip-flop:

$$Ff' = \underline{F} \underline{G} \underline{T3} \underline{P1} \underline{P2} \underline{P3} \underline{P4} \underline{P5} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{be} \underline{Faf} + \dots$$

$$\underline{F} \underline{G} \underline{T3} \underline{P1} \underline{P2} \underline{P3} \underline{P4} \underline{P5} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{be} \underline{Faf}$$

Faf is a general inhibit term which is off whenever any I/O flip-flop is on:

$$Faf = Ff + Ft + Fy + Fn + \dots$$

Where n = I/O device designator

It is used through much of the main machine logic to set up specialized I/O conditions and, in each I/O flip-flop equation, to prevent more than one being on at one time.

The I/O instructions possess the option of operation in 4- or 6-bit mode, depending on whether the instruction is negative or positive, respectively. Since the sign bit of the instruction word is only available at sign time, the K flip-flop is used to store 4- or 6-bit mode information through the duration of the I/O instruction. This is possible since it is not needed for sector comparison during this period. K is set during sign time of phase 3:

$$K' = T3 \underline{Faf} (R + \dots) + bq$$

$$\underline{K'} = F \underline{G} T3 \underline{R} Q1 \underline{Q2} \underline{Q3} \underline{Q4} \underline{Faf} + F \underline{G} T3 \underline{R} Q1 Q2 Q3 Q4 \underline{Faf} + \dots$$

bq is included in K' to force the 4-bit mode for manual input, and Faf is to prevent changing from 4-bit mode during manual input. Faf is also used in other K' and K' terms to inhibit normal action of K during an I/O instruction. The K' term is further inhibited by T3 in an I/O instruction, since Faf does not go off soon enough:

$$K' = T3 \underline{Faf} (\underline{F} + G + R + Q1 + \underline{Q2} + Q3 + Q4) (\underline{F} + G + R + \underline{Q1} + Q2 + Q3 + Q4) + \dots$$

Print (Q1 Q2 Q3 Q4) Print or punch the character represented by the most significant 4- or 6-bits (including the sign bit) in the accumulator on the output device specified by the track portion of the instruction address. The contents of the accumulator are unchanged. Phases 1 and 2 are normal. Phase 3 terminates in one word-time.

$$G' = F \underline{G} T3 \underline{Q2} \underline{Q3} \underline{Q4} \underline{be} \underline{Faf} + \dots$$

The I/O instruction possesses the option of operation in 4- or 6-bit mode, depending on whether the instruction is negative or positive, respectively. Since the sign bit of the instruction word is only available at sign time, the K flip-flop is used to store 4- or 6-bit mode information and retain this information through phase 4 and the following phase 1 as long as Faf remains true.

$$K' = T3 \underline{Faf} (R + \dots)$$

K' is turned on if there is a 1 in the sign position of the R register, signifying a negative print instruction—thus 4-bit mode.

$$\underline{K'} = F \underline{G} T3 \underline{R} Q1 \underline{Q2} \underline{Q3} \underline{Q4} \underline{Faf}$$

K' will turn K off if R is true at sign time indicating a positive print instruction—thus 6-bit mode. Simultaneously, the Faf flip-flop will be turned on at sign time of phase 3 to permit input or output operation and inhibit normal phase 1 operation.

$$Ff' = F \underline{G} T3 Q1 \underline{Q2} \underline{Q3} \underline{Q4} \underline{P1} \underline{P2} \underline{P3} \underline{P4} P5 \underline{be} \underline{Faf}$$

P5 indicates a P 0200 (hexadecimal) instruction, and the Flexowriter will be used as the output device.

Phase 4 terminates in one word-time.

Set the P flip-flops into a shifting register from A. Recirculate A.

$$i = F \underline{G} \underline{Faf}$$

$$P1' = G i A$$

$$P2' = i P1$$

$$P3' = i P2$$

$$P4' = i P3$$

$$P5' = i P4$$

$$P6' = i P5$$

$$Aw' = \underline{H} A \underline{To} Q1 \underline{Q3} \underline{Q4}$$

Also, at sign time of phase 4, Q3 must be set to indicate an output order.

$$Q3' = G T3 Q1 \underline{Q2} \underline{Q3} \underline{Q4}$$

Q2 will also be set at sign time of phase 4, so the computer will continue in normal operation after the print function begins to be executed.



$$Q2' = F G T3 \underline{Q1} \underline{Q2} (Q1 + Q3 + Q4 + P1 + P2 + P3 + P4 + P5 + P6)$$

End phase 4.

$$\begin{aligned} \underline{F}' &= F G \underline{H} T3 \\ \underline{G}' &= G \underline{H} T3 \end{aligned}$$

Begin the "PRINT" operation in phase 1, which is of a variable duration. At this time  $\beta5$  inspects the state of the K flip-flop, which will determine 4- or 6-bit output.

$$\beta5 = \underline{F} \underline{G} K Q3 \text{ Faf}$$

If K is on, indicating 4-bit output,  $\beta5$  is turned on. If  $\beta5$  is on, P5 must be forced on and P6 off.

$$\begin{aligned} P5' &= \beta5 \\ \underline{P6}' &= \beta5 \end{aligned}$$

X' will now determine the execution and the termination of the actual print function.

$$X' = \underline{F} \underline{G} \underline{T_x} Q3 T3 \text{ Ff (JL-33) (KRC 23-24) (KFB 5-6) (STC-4) (KOC 3-4)}$$

Where  $T_x$  is the Flexowriter clutch driver signal to J17.

X will come true in phase 1 if  $\underline{T_x} Q3 \text{ Ff}$  and the following Flexowriter terms are in agreement for one bit time, i. e. T3.

$$\begin{aligned} TP1 &= XP1 \dots TP6 = XP6 \\ T_x &= X \end{aligned}$$

If X' was allowed to come true, the print function is executed. As soon as X' came true, the print order is terminated, allowing the computer to search for the next instruction.

$$\underline{Ff} = X$$

$\underline{Ff}$  now makes  $\underline{Faf}$  true. K' is now allowed to be turned on each sign time, and  $\underline{K}'$  is allowed to turn K off if sector coincidence is not found. A normal phase 1 is being initiated.

When printing successive characters with print orders at maximum optimization, the computer will stop in blocked state phase 1 because X' cannot come true until  $\underline{T_x}$  comes true (260 degrees of the translator cycle, controlled by the resetting of  $T_x$  by STC-3 cam in the Flexowriter) and J1-33 comes true at 310 degrees of the translator cycle controlled by STC-4 cam. If a preceding print order called for a Carriage Return, Tab, or Back Space, the computer will stop in blocked state phase 1 of the second print instruction because X' cannot come true until KFB 5-6 comes true, which will be after the Carriage Return, Tab, or Back Space has been completed.

Input ( $\underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4}$ ) Enter information from an input device into the A register in 4- or 6-bit mode. The input device is selected by the track address of the instruction word. During input operations characters are read until either the input device puts out a stop signal or the input buffer senses a stop code. Characters enter the low order end of the A register and are shifted towards the high order end until a stop is received. As in the output command, phase 3 is terminated immediately.

$$G' = F \underline{G} T3 \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \text{ be } \underline{Faf} + \dots$$

The K flip-flop will be used as an indicator of 4- or 6-bit mode.

$$\begin{aligned} K' &= T3 \underline{Faf} (R + \dots) \\ \underline{K}' &= F \underline{G} T3 \underline{R} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{Faf} + \dots \end{aligned}$$

K on, gated by a negative input order, indicates 4-bit mode. K off, gated by a positive input order, indicates 6-bit mode.

The P flip-flops are gated to reset with the same T3 pulse that sets phase 4.

$$\begin{aligned} P1d &= P2d = P3d = P4d = P5d = P6d = \underline{F} \underline{G} \underline{T3} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{be} \underline{Faf} \\ G' &= \underline{F} \underline{G} \underline{T3} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{be} \underline{Faf} \\ Ff' &= \underline{F} \underline{G} \underline{T3} \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} \underline{P1} \underline{P2} \underline{P3} \underline{P4} \underline{P5} \underline{Faf} \underline{be} \end{aligned}$$

Upon entering the dummy phase 4, the P flip-flop outputs are shifted into the A register:

$$\begin{aligned} i &= ic = \underline{F} \underline{G} (\underline{Faf} + \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4}) \\ Aw' &= Acl = \underline{F} \underline{G} \underline{Q1} (\underline{Faf} + \underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4}) (\underline{K} \underline{P4} + \underline{K} \underline{P6}) \end{aligned}$$

Where  $\underline{Q1}$   $\underline{Faf}$  indicates the input instruction, and  $\underline{K} \underline{P4} + \underline{K} \underline{P6}$  indicates whether 4- or 6-bit shifting will take place.

The Flexowriter "turn on" one-shot is triggered:

$$\begin{aligned} Sr^* &= \underline{F} \underline{Q1} \underline{Ff} \underline{Xs} \underline{bg} \\ &\text{Where } Xs \text{ indicates not in input mode.} \end{aligned}$$

Phase 4 is one word-time long.

Phase 1 is entered, and the computer will wait in this phase for a character to be presented. The 50 ms signal from the Sr one-shot is felt on KCRI.

$$\begin{aligned} \underline{G}' &= \underline{H} \underline{T3} \\ \underline{F}' &= \underline{F} \underline{G} \underline{H} \underline{T3} \end{aligned}$$

KCRI picks, and  $Sr'$  is felt on KRC through the contacts 3-4 of KCRI. Relay KRC picks and then holds through KPE 21-22, KRC 3-4, SR-1, Stop Read switch and Start Compute switch to +48V.  $Sr$  times out and drops KCRI. This furnishes a pick path for KOC through STC-2, TB3, KFB 25-26, KCRI 21-22, KRC 3-4, SR-1, Stop Read and Start Compute switches to +48V. KOC will hold through its contacts 1-2, KRC 3-4, SR-1, Stop Read and Start Compute switches to +48V. The tape reader clutch is energized through KMI 1-2, KRC 5-6, KOC 25-26, SF-1, SF-4, KDC 3-4, SDC 1-2, Start Read switch, LKL 1-2, SBS, SCRT 1-2 to +48V.

When a character is read from tape, the respective reader contacts causing the translator code magnets and clutch to be energized. The seeker selected trips the desired letter cam which prints character. Through operation of the related selector slide, the SC contacts are operated. Through  $\underline{Ff}$  logic (JL32) KOC 27-29, KRC 25-26, a negative level will be felt on SC-7 and the operated SC contacts. This sets the P flip-flops to the corresponding code, through the  $\underline{Pxc}$  and  $\underline{Pxd}$  terms. The next T3 after SC-7 1-2 make, phase 2 is skipped and phase 3 is entered by the term  $\underline{Fc}$ .

$$\begin{aligned} F' &= Fc = (\underline{JL12}) \underline{Sc} \underline{Sk} \underline{T3} \dots \\ Sc &= \underline{P1} \underline{P2} \underline{P3} \underline{P4} \underline{P5} \underline{P6} \\ Sk &= \underline{K} \underline{P5} \underline{P6} \end{aligned}$$

Phase 3 will continue until the SC ( $\underline{P}^*$ ) contacts are restored. As SC 2-3 make, the term  $\underline{Gc}$  will terminate phase 3 and a one word-time phase 4 will occur.

$$G' = Gc = (\underline{JL11}) \underline{G} \underline{F} \underline{T3} \dots$$

In phase 4 the P flip-flops will be shifted into the A register. (Same logic of previous phase 4.)

Phase 4 is one word-time, and phase 1 is again entered to wait for the next character from tape. Phases 1, 3, and 4 will repeat for each character until a stop code is read.

The stop code will break reader contact SR-1, which drops relays KOC, KRC, and reader clutch magnet, LR.

The signal Xs will come true through KOC 21-22 and KRC 21-22.

$$\underline{Ff'} = \underline{F} \underline{G} \underline{Q3} \underline{T3} \underline{Sr'} \underline{Xs} \underline{bq}$$

The Flexowriter I/O flip-flop is reset allowing the term  $\underline{Faf}$  to come true. A normal sector search is made for the next instruction, terminating the input order.

During Manual Input mode the negative level to SC-7 is supplied from  $\underline{bq}$  logic through JL10.

Left Shift ( $\underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4}$ ) Shift the contents of the A register 4- or 6-bits to the left (toward the high order end). Shift zeros into the low order bit positions. The bits shifted out of the A register are lost.

Advantage is taken of the basic mode of operation of the input command by calling for an input from a non-existent input device. The only modification required to the input logic is

$$i = ic \\ \text{Where } ic = F G (\underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} + \dots) + \dots$$

$$Aw' = Acl \\ \text{Where } Acl = F G \underline{Q1} (\underline{Q1} \underline{Q2} \underline{Q3} \underline{Q4} + \dots) (K P4 + \underline{K} P6)$$

Since  $\underline{Faf}$  never comes on, the input mode is not extended beyond the first phase 4.

Breakpoint Switches ( $\underline{Tb1}, \underline{Tb2}, \underline{Tb3}, \underline{Tb4}$ ) Explained under Sense command section.

Transfer Control Switch ( $\underline{Tc}$ ) Explained under Test command section.

#### Entry Switches

FILL-CLEAR ( $\underline{brc}$ ) The fill operation refers to filling the R register from the A register and is achieved as follows:

$$Rw' = A \underline{brc} + R \underline{brc} \left[ \underline{G} + \dots \right] + \dots$$

The clear operation refers to clearing the C register and is accomplished as follows:

$$Cw' = F S2 C \underline{brc} (\underline{Q1} + \dots) + \underline{G} S2 C \underline{brc} + G \underline{S2} C \underline{brc} (\underline{F} + \dots) + \\ H C \underline{brc} + \underline{G} \underline{T3} \underline{brc} + \dots$$

EXECUTE ( $\underline{be}$ ) The execute operation causes the machine to jump from phase 1 to phase 3 and to execute the command previously placed in the R register. The machine is held in phase 3 until the execute signal is removed, to prevent cycling caused by contact bounce.

$$F' = \underline{be} \underline{T3} + \dots$$

$\underline{be}$  is included in each term for  $\underline{G'}$ , see Section 3.10.1. The I/O flip-flops are also inhibited by  $\underline{be}$ .

#### MODE

Normal Position. No special terms or operation.

One Operation Position (01). Explained under section on blocked state operation.

Manual Input Position (bq). The one operation position and the manual input position are electrically interlocked so that the one operation signal comes on before and stays on during the Manual Input mode. This means that the machine is in the blocked state mode during Manual Input mode. The manual input signal turns on the flip-flop assigned to the manual input device and input proceeds as explained under the input section. Using the Flexowriter as an example:

$$\begin{aligned} \underline{Q1}' &= \underline{Q3}' = \underline{Q4}' = bq + \dots \\ \underline{Ff}' &= bq + \dots \\ \underline{Ff} &= \underline{F} \underline{G} T3 \underline{Q3} Xs \underline{Sr}' bq + \dots \end{aligned}$$

START (bs). Explained under section on blocked state operation. The start button also contains a light which operates complementary to the Stop light and is de-energized by  $\underline{F} \underline{G} \underline{Q2}$ .

I/O (To). The I/O button, when depressed, clears the accumulator and turns off any I/O flip-flop that is on:

$$\begin{aligned} \underline{Aw}' &= \underline{To} \underline{H} A \left[ F + G + \dots \right] + \dots \\ \underline{Ff}' &= \underline{To} + \dots \end{aligned}$$

The I/O button also contains a light that is turned on by the term  $Faf$  and thus indicates the I/O mode.

### 3.9 GLOSSARY OF LOGICAL FUNCTIONS

#### Flip-Flops

$\left. \begin{array}{l} F \\ G \\ H \end{array} \right\}$	Phase flip-flops used to indicate phases 1 through 4 of the computing cycle. When $H$ is false ( $\underline{H}$ ), $\underline{F} \underline{G} = \emptyset 1$ , $\underline{F} \underline{G} = \emptyset 2$ , $\underline{F} \underline{G} = \emptyset 3$ , and $\underline{F} \underline{G} = \emptyset 4$ . $H$ is true only during extended phases used in multiply and divide.
$Q1 \rightarrow Q4$	Order flip-flops used to hold the command during execution. $Q1$ , $Q2$ , and $Q3$ are time shared and are used as a skip indicator, blocked state indicator, and output command indicator, respectively.
$P1 \rightarrow P6$	Track address and I/O flip-flops used to hold the track address during phases 1 and 3, and the character code during an I/O command. $P1$ , $P5$ , and $P6$ are time shared. $P1$ is used to indicate even and odd word-times of the extended phases; $P5$ , to store the sign of the operand from memory; and $P6$ , to store the sign of the $A$ register in phase 4 plus holding successive bits of the multiplier or quotient.
$K$	Flip-flop used as a decision element to indicate sector coincidence in phases 1 and 3, as a carry flip-flop in phase 2 during addition of 1 to the $C$ register, as a carry flip-flop in phase 4 during the addition of 1 to the $C$ register in an "R" command, as a decision element in multiply or divide to indicate completion, and as an indicator of 4- or 6-bit mode during an I/O or left shift command.
$L$	Flip-flop used as the carry unit in arithmetic operations and to force a zero record in the spacer bit on any record order.
$F_n$	( $n =$ I/O device designator) Flip-flop used to hold a specific I/O device on for the duration of the I/O command.

#### Logical Terms

$i$  Gates the  $P$  flip-flops together as a shifting register to load a track address or a character code to an output device.

a11	Gates the Q flip-flops together as a shifting register to load the order code during order time of phase 3.
I1	Adder input formed from the output of the A register, or other terms.
I2	Adder input formed from the output of a main memory location or other terms.
$\beta^3$	Arithmetic carry term.
a5, a6, a7, a8	Overflow terms.
S	Used to control adder inputs for proper operation during subtract, multiply, or divide.
W	Used to gate the record signal on, during phase 4 of write orders.
r1	Forms proper input to the P flip-flop shifting register.
Kc	Forms blocked state term controlling stop light.
Faf	Forms I/O term indicating I/O mode of operation.

#### Record Terms

Aw'	Record signal for the A register (accumulator).
Cw'	Record signal for the C register (instruction counter).
Rw'	Record signal for the R register (instruction register).
<u>Vw'</u>	Record signal for main memory.

#### Read Terms

A	Playback from the A register.
A*	Playback from the A* register.
C	Playback from the C register.
R	Playback from the R register.
V	Playback from main memory.
S1	Playback of successive sector address digits for each T3 time.
S2	True for sector-and-track address time.
S3	True for track, order, and T3 time.
T3	Sign term formed from the logical AND of S1 and S3 signals.

### Switch Terms

be	Execute position of entry switch
bQ	Manual Input mode
bre	FILL-CLEAR position of entry switch
bs	START COMPUTE switch
O1	One Operation mode
Tb1, 2, 3, 4	Breakpoint Switches
Tc	Transfer Control switch
To	I/O reset switch
Nna, b, c, d	(Nn = flip-flop or logical term designator.) In the case where Nn is a flip-flop, Nna and Nnb will be inhibit terms for the ON side and OFF side, respectively. Nnc and Nnd will indicate the set and reset term, respectively.

### I/O Terms

Cd	Code delete gate for Tally reader, causes the reader to skip an input cycle.
Di	Synchronizing flip-flop for Tally Reader, prevents reader from coming on initially during the on cycle of free running multivibrator.
Ff	Flexowriter flip-flop, set on by Flexowriter select code on I/O.
Ft	Tally input flip-flop, set on by Tally select code on input.
JL11	Timing signals for Flexowriter end-of-input cycle.
JL12	Timing signals for Flexowriter start-of-input cycle.
Sc	Stop code gate for Tally reader.
Sr	One-shot multivibrator which readies Flexowriter for input.
Sr*	Input term to Sr one-shot multivibrator.
X	Flexowriter output gate flip-flop, gates storage drivers to Flexowriter.
Xp	Free-running multivibrator used to time Tally reader cycle.
Xs	Timing signal from Flexowriter indicating end of Flexowriter input. (Relay KOC is off.)
$\beta$ 5	Defines Print in phase 1, 4-bit mode.

### I/O Terms (Tally P and R Board)

<u>Gc</u>	Set term for G flip-flop, which is inverted on the phase control board, to change from phase 3 to phase 4.
-----------	--

<u>Fc</u>	Set term for F flip-flop, which is inverted on the phase control board, to change from phase 1 to phase 3, skipping phase 2.
<u>Fd</u>	Reset term for F flip-flop, which is inverted on phase control board, to return to phase 1 from phase 3 inhibiting entry into phase 4.
Fy	Tally flip-flop.
Dtl	Tally reader clutch driver, operates sprocket drive.
Trl	Tally reader pulse to operating straps of star wheel contacts.
Rp	One-shot pulse of 4.5 ms duration, which controls duration of clutch driver pulses.
<u>Np</u>	One-shot pulse of 6.0 ms duration, which provides an overlapping signal to Rp, to allow time for the reader-clutch to recycle.
Sc	Stop code gate for the Tally reader.
Sk	Inhibits entry of control characters to Tally reader in 4-bit mode.
<u>Cd</u>	Not code deletes.
<u>Xp</u>	Free-running multivibrator pulse used to time Tally reader cycle duration; controls the time between pulses (13.5 ms).
Pp	Tally punch output gate signal, which gates the storage translator drivers to the punch magnets.
Tpg	Storage clutch driver pulse, which drives the Tally sprocket punch and forward feed clutch magnet.
Dt	Tally reader clutch driver signal.
Tr	Tally reader character read signal.
Tx	Flexowriter clutch driver signal to J17.
P1* → P6* } P1* → P6* }	Character information from Flexowriter.
Tp1 → Tp6	Outputs of translator storage drivers for selecting translator magnets in Flexowriter.
Rs1 → Rs6 } <u>Rs1</u> → <u>Rs6</u> }	Tally reader (1) star wheel contact signals for hole and no hole contacts respectively (negative signal).
Ry1 → Ry6 } <u>Ry1</u> → <u>Ry6</u> }	Tally reader (2) star wheel contact signals for hole and no hole contacts respectively (negative signal).
Tpa → Tpf	Tpa - drive for channel punch magnet 1 Tpb - drive for channel punch magnet 2 Tpc - drive for channel punch magnet 3 Tpd - drive for channel punch magnet 4 Tpe - drive for channel punch magnet 5 Tpf - drive for channel punch magnet 6

P1c → P6c      Input character information to set side of P flip-flops.

P1d → P6d      Input character information to reset side of P flip-flops.

### 3.10 LOGIC EQUATIONS

The following logic equations are divided into four sections, corresponding to the logical signals made up on each of the four printed circuit boards. An explanation of each term, or group of terms, within the equations is given.

Correlation between the schematics, Section 6, and the logic equations will enable accurate identification of logic signals and components.

#### 3.10.1 Phase Control Board

$F' = \underline{F} \underline{G} \underline{H} \quad T3 \quad P1 \quad + \quad \underline{F} \underline{G} \underline{H} \quad T3 \quad Q1 \quad +$   
            $\emptyset 4A \quad \text{Sign time} \quad W/P \quad 3 \quad \emptyset 2 \quad \text{Sign time} \quad \text{Skip indicator}$   
           End W/P 3,  $\emptyset 4A$                       Go to  $\emptyset 3$  if skip indicator is off

$be \quad T3 \quad + \quad Fc$   
 Execute switch      Sign time      From input device  
 Execute at Sign Time      Go to  $\emptyset 3$  if character presented

$\underline{F}' = \underline{F} \underline{G} \underline{H} \quad T3 \quad + \quad \underline{F} \underline{G} \quad T3 \quad \underline{P1} \quad +$   
            $\emptyset 4 \quad \text{Sign time} \quad \emptyset 4A \quad \text{Sign time} \quad P1 \quad \text{off}$   
           End  $\emptyset 4$                                   W/P 66 D, M

$F \underline{H} \quad T3 \quad \underline{Q4} \quad K \quad + \quad Fd$   
 $\emptyset 4A \quad \text{Sign time} \quad N \quad \text{Sector comparison} \quad Sc + Cd$   
 W/P 64 "N" Multiply                      Stop code or code delete

$G' = \underline{F} \underline{G} \quad T3 \quad \underline{Q1} \quad \underline{Q2} \quad \underline{Q3} \quad \underline{Q4} \quad \underline{be} \quad \underline{Faf} \quad +$   
            $\emptyset 3 \quad \text{Sign time} \quad \text{Input} \quad \text{Not execute} \quad I/O \text{ interlock}$   
 Enter  $\emptyset 4$  at sign time  $\emptyset 3$  on input order



F G H T3 K Ga +  
 Ø3 Sign time Sector comparison Faf + B1

Enter Ø4 at sign time Ø3 after sector comparison

G H T3 K Ga Q2 be bs +  
 Ø1,3 Sign time Sector comparison Faf Not blocked state Not execute Not start

Enter Ø2 after sector comparison if not in blocked state

G H T3 K Ga Q4 be +  
 Ø4A Sign time Sector comparison Faf D, M Not execute

End W/P 64 on D, M command

F G T3 Q1 Q2 Q3 be +  
 Ø3 Sign time U,T Not execute

Enter Ø4 after 1 word time on U,T command

F G T3 Q2 Q3 Q4 be Faf + Gc  
 Ø3 Sign time Z,P Not execute I/O interlock End of input cycle

Enter Ø4 after 1 word time on Z, P command  
 End input cycle

G' = G H T3 + F G T3 + G H T3 Q3 P1  
 Ø4 Sign time Ø2 Sign time W/P 67 time Ø4A Sign time M P1 off  
 End Ø4 after 1 word time End Ø2 after 1 word time End Divide End W/P 66 on M command

H' = F G H T3 Q1 Q2 a 9  
 Ø4 Sign time Q3 + Q4

Enter Ø4A after 1 word time Ø4 on D, N, M command

$\underline{H}' = \underline{F} \underline{G} \underline{H} \quad T3 \quad + \quad H \quad T3 \quad K \quad \underline{Q4} \quad + \quad \beta6$   
 $\emptyset4A \quad \text{Sign time} \quad \emptyset4A \quad \text{Sign time} \quad \text{Sector comparison} \quad N \quad G \quad H \quad T3 \quad Q3 \quad \underline{P1}$   
 End W/P 67 D command                      End W/P 64 N command                      End W/P 66 M command

$\beta6 = G \quad H \quad T3 \quad Q3 \quad \underline{P1}$   
 $\emptyset4A \quad \text{Sign time} \quad M \quad \underline{P1} \quad \text{off}$   
 End W/P 66 M command

$Kc = \underline{F} \underline{G} \quad \underline{Q2}$   
 $\emptyset1 \quad Q2 \quad \text{off}$   
 Blocked state

$Rw' = \underline{F} \underline{G} \underline{H} \quad V \quad + \quad G \underline{H} \quad V \quad \underline{Q1} \quad \underline{Q2} \quad \alpha 9 \quad +$   
 $\emptyset2 \quad \text{Copy main memory} \quad \emptyset4 \quad \text{Main memory} \quad Q3 + Q4$   
 Copy main memory during  $\emptyset2$  Copy main memory during  $\emptyset4$  of D,N,M

$A \quad \text{brc} \quad + \quad R \quad \underline{\text{brc}}$   
 Accumulator    Fill clear                      Recirculate    Fill clear not depressed  
 Copy accumulator if "Fill Clear" is depressed                      Recirculate R during

$\left[ \underline{G} \quad + \quad H \quad + \quad F \quad (\underline{Q1} \quad + \quad \underline{Q2} \quad + \quad \underline{Q3} \quad \underline{Q4}) \right]$   
 $\emptyset1,3 \quad \emptyset4A \quad \emptyset4 \quad P,E,U,T, \quad Z,B,Y,R \quad I$   
 $\quad \quad \quad \quad H,C,A,S$

$\emptyset 1, 3, 4A$  and  $\emptyset4$  of all commands except D, N, M

$Vw' = \underline{L} \quad (\underline{Q1} \quad \underline{Q4} \quad K \underline{C} \quad + \quad \underline{Q1} \quad \underline{Q4} \quad \underline{K} \underline{C} \quad +$   
 Force-record spacer bit to zero                      R command                      Complement C                      R command                      Copy C

Augment count held in C by one

$\underline{Q1} \quad A \quad + \quad \underline{Q4} \quad A \quad )$   
 H,C Accumulator                      Y Accumulator  
 Copy Accumulator for H,C commands                      Copy Accumulator for Y command

$W = \begin{matrix} F & G & \underline{H} & Q1 & Q2 & \underline{Q3} \\ \emptyset 4 & & & H.C & & \end{matrix} + \begin{matrix} F & G & S2 & Q1 & Q2 & Q3 \\ \emptyset 4 & & \text{Address} & & & Y,R \\ & & \text{time} & & & \end{matrix}$   
 $\emptyset 4$  of H,C command      Address time  $\emptyset 4$  of Y,R command

$rl = \begin{matrix} \underline{F} & C & + & H & C & + & \underline{F} & \underline{H} & R \\ \emptyset 1 & \text{Copy} & & \emptyset 4A & \text{Copy} & & \emptyset 3 & & \text{Copy} \\ & C & & C & C & & & & R \\ \emptyset 1, 4A = C & & & & & & \emptyset 3 = R & & \end{matrix}$

$Faf = \begin{matrix} Ff & + & Ft & + & Fn & + & . . . \\ \text{Flex on} & & \text{Tally on} & & \text{Next device} & & \end{matrix}$

$K' = \begin{matrix} bQ & + & T3 & \underline{Faf} & (\underline{F} + G + R + \\ \text{Manual} & \text{Sign} & \text{I/O} & & \emptyset 1, 2 \ \emptyset 4 & \text{Negative} \\ \text{input} & \text{time} & \text{interlock} & & & \text{I,P command} \\ & & & & \text{Turn K on every sign time } \emptyset 1, 2, 4 \\ & & & & \text{and I \& P Commands } \emptyset 3 \end{matrix}$

$Q1 + Q2 + Q3 + Q4$   
 Any command but input

$(\underline{F} + G + R + Q1 + Q2 + Q3 + Q4)$   
 $\emptyset 1, 2 \ \emptyset 4$       Negative command      Any command but print

$Ac1 = \begin{matrix} F & G & \underline{Q1} & (\underline{Faf} + \underline{Q1} \ \underline{Q2} \ \underline{Q3} \ \underline{Q4}) \\ \emptyset 4 & \text{Input} & & \text{I/O} & \text{Input, shift} \\ & \text{instruction} & & \text{mode} & \end{matrix}$

During  $\emptyset 4$  form 4 or 6 bit shifting register

$(\underline{K} \quad P4 + \underline{K} \quad P6)$   
 Negative command      Copy P4      Positive command      Copy P6

$icl = \begin{matrix} F & G & (\underline{Faf} + \underline{Q1} \ \underline{Q2} \ \underline{Q3} \ \underline{Q4}) \\ \emptyset 4 & & \text{I/O} & \text{Input, shift} \\ & & \text{mode} & \end{matrix}$

$\emptyset 4$ , I/O mode, input or shift

Pld = P2d = P3d = P4d = P5d = P6d = F G T3 Q1 Q2 Q3 Q4  
 Ø3 Sign, Input, shift time

be Faf  
 Not execute I/O interlock

Reset "P" Flip-Flops sign time Ø3 of input, shift command

Plb = P5a = P6a = ia = Ga = Faf  
 I/O interlock

I/O interlock

T3 = S1 S3  
 Sign Time

### 3.10.2 P & Q Register Board

i = ia G H S2 S3 + ic  
 Faf Ø1,3 Track Ø4, I/O Mode or Shift  
 Form shifting register with P flip-flops

P1' = G i rl + G i A +  
 Ø1,3 Shifting register Ø1 = C Ø4 Shifting register Copy A  
 Ø3 = R  
 Copy track Ø1,3 Copy A, Ø4, I, P

H P1 T3 + Plc  
 Ø4A Odd Sign From input  
 W/P time device

Sign time odd W/P  
 D, N, M commands

P1' = G i r1 + G i A +  
 Ø1,3 Shifting register Ø1 = C Ø4 Shifting register Copy A  
 Ø3 = R  
 Copy track Ø1,3 Copy A, Ø4, I, P

H P1 T3 + G P1 T3 Plb + Pld

Ø4A	Even W/P	Sign time		Ø4	P1 on	Sign time	I/O inter- lock	From input device
Sign time even W/P D, N, M, commands				W/P 1, Ø4, D, N, M				

P2' = i                    P1 + P2c  
                           Shifting    Copy            From input  
                           register    P1            device

P2' = i                    P1 + P2d  
                           Shifting    Copy            From input  
                           register    P1            device

P3' = i                    P2 + P3c  
                           Shifting    Copy            From input  
                           register    P2            device

P3' = i                    P2 + P3d  
                           Shifting    Copy            From input  
                           register    P2            device

P4' = i                    P3 + P4c  
                           Shifting    Copy            From input  
                           register    P3            device

P4' = i                    P3 + P4d  
                           Shifting    Copy            From input  
                           register    P3            device

P5' = i                    P4 + P5c                    +  
                           Shifting    Copy            From input  
                           register    P4            device

G <u>H</u>	T3	V	P5a	+	<b>β5</b>
Ø4	Sign time	Main memory	I/O interlock		Turn P5 on, Ø1, 4-bit mode, output command.

P5' = i                    P4    +    P5d                    +

Shifting    Copy                    From input  
register    P4                    device

G H    T3                    V                    P5a

∅4    Sign    Main                    I/O  
         time    memory                    interlock

Sign of operand, ∅4 D, N, M

P6' = i                    P5 +    P6c    +    F G H    T3                    A                    P6a    +

Shifting    Copy                    From                    ∅4                    Sign                    Acc.                    I/O  
register    P5                    input                                       time                                       inter-  
device                    device                                                          lock

Sign of accumulator, ∅4  
D, N, M

H            T3                    P1                    Q3                    A                    +

∅4A    Sign    Odd                    Divide                    Sign of  
         time    W/P                                       remainder

Sign of remainder, Odd W/P divide

H            T3                    P1                    Q3                    A\*

∅4A    Sign    Odd                    N, M                    Multiplier  
         time    W/P

Multiplier bit, odd W/P, N, M

P6' = i                    P5 +    P6d    +    F G H    T3                    A                    P6a    +

Shifting    Copy                    From                    ∅4                    Sign                    Acc.                    I/O  
register    P5                    input                                       time                                       inter-  
device                    device                                                          lock

Sign of accumulator, ∅4  
D, N, M

H            T3                    P1                    A                    Q3                    +

∅4A    Sign    Odd                    Sign of                    Divide  
         time    W/P                    remainder

Sign of remainder, odd W/P divide

H            T3                    P1                    Q3                    A\*                    +                     $\beta 5$

∅4A    Sign    Odd                    N,M                    Multiplier  
         time    W/P

Multiplier bit, odd

Turn P6 off, ∅1, 4 bit  
mode, output command

Q1' = a 11 R + G H T3 Q1 Q2 Q3 Q4 (R C +  
 ø3 Copy ø4 Sign Sense Negative Overflow  
 order R time off

ø4, Sense command, breakpoint coincidence  
 or negative sense, overflow toggle off.

P1 Tb1 + P2 Tb2 + P3 Tb3 + P4 Tb4) Faf To  
 Breakpoint coincidence I/O I/O  
 interlock not de-  
 pressed

Q1' = a 11 R + bq + G H T3 Q1  
 ø3 Copy MANUAL ø2,4 Sign Q1  
 order R INPUT time on

End ø4; ø2 following skip

Q2' = a 11 Q1 + F G H bs + F G T3 O1 Q2 (Q1 +  
 ø3 Copy ø1 start ø4 Sign Not ONE  
 order Q1 signal time OPERATION

Exit BLOCKED STATE ø4, not ONE OPERATION,  
 not STOP

Q3 + Q4 + P1 + P2 + P3 + P4 + P5 + P6)

Q2' = a 11 Q1 + H' O1 + G T3 Q1 O1 +  
 ø3 Copy End One ø4 Sign P,E,U, ONE  
 order Q1 D, operation time T,H,C, OPERA-  
 N,M tion A,S TION

Enter BLOCKED STATE

G T3 Q1 Q2 Q3 Q4 O1 + To  
 ø4 Sign Input ONE I/O  
 time OPERA- RESET  
 TION

ø4 input, ONE OPERATION

Q3' = a 11 Q2 + G T3 Q1 Q2 Q3 Q4  
 ø3 Copy ø4 Sign Print  
 order Q2 time

ø4 Sign time, print

$Q3' = a_{11} Q2 + bq$   
 ø3 order Copy MANUAL INPUT

$Q4' = a_{11} Q3$   
 ø3 order Copy Q3

$Q4' = a_{11} Q3 + bq + T3 Q1 Q2 Q3 A +$   
 ø3 order Copy MANUAL INPUT Sign time Test Accumulator negative  
 T3 Q1 Q2 Q3 R Tc  
 Sign time Test Negative TRANSFER CONTROL

Transfer on negative test, transfer control

$a_9 = Q3 + Q4$

$a_{11} = F G H S1 S2 S3 bq$  Faf  
 ø3 Order time Not MANUAL INPUT I/O interlock

$\beta_5 = F G K Q3$  Faf  
 ø1 4-Bit mode Output indicator I/O mode  
 ø1 Print, 4-bit mode

### 3.10.3 Arithmetic Board

$Aw' = F G H Q2 Q3 Q4 V (Q1 + A) +$   
 ø4 B,E Command Copy main memory B AND with accumulator  
 ø4 copy main memory on B, AND with A on E.

$H A To [F + G +$   
 Not Recirculate I/O switch ø1, 2 ø3  
 ø4A late not operated

Recirculate ø 1, 2, 3, ø4 P, H, U, T, Y, R, Z and all but sign bit ø4 D, N, M



Q1 Q3 Q4 + T3 Q1 Q2 a 9 +  
P, H Not sign time D,N,M (Q3 + Q4)

Q2 (Q3 + Q4) Faf ] +  
U, T, Y, R, Z Not I/O

Acl + (H T3 + H P1 + F G H +  
Shifting register Ø4A, except sign time Ø4A even.W/P W/P 67 Divide

During Ø4A, except odd W/P sign time, W/P 67 D, and Ø4A, S command, copy adder logic.

F G Q1 Q2 Q3) (L I1 I2 + L I1 I2 + L I1 I2 + L I1 I2)  
Ø4 A,S Copy adder logic

Cw' = F S2 C brc (Q1 + Q2 + Q3 + Q4) +  
Ø3,4 Address time Recirculate Not FILL-CLEAR Not U command

Recirculate address Ø4, not U command

G S2 C brc + H C brc +  
Ø1,3 Address time Recirculate Not FILL-CLEAR Ø4A Recirculate Not FILL-CLEAR

Recirculate address Ø1,3

G S2 C brc (F + T3 + R +  
Ø2,4 Not address time Recirculate Not FILL-CLEAR Ø2 Not sign time Not negative command

Recirculate all but address except sign time Ø2 negative Z order.

Q1 + Q2 + Q3 + Q4 + Faf + To ) +  
Any command but Z I/O mode I/O RESET

F G H S2 C K + F G H S2 C K +  
Ø2 Address time Copy C Ø2 Address time Complement C

Augment C register during Ø2

<u>G</u>	T3	C	<u>brc</u>	+	<u>G H</u>	S1 S2 S3	+
Ø1,3	Sign time	Recirculate	Not FILL CLEAR		Ø1,3	High order sector identification	

Recirculate sign bit Ø1,3

Copy high order sector Ø1,3

F G	T3	Q1 Q2 Q3	( a 5	+	a 6	+	a 7	+	a 8
Ø4	Sign time	A, S command	( <u>S</u> I1 I2 <u>L</u> + S I1 I2 L + S <u>I1</u> I2 <u>L</u> + <u>S</u> I1 I2 L)		Adder Logic				

Set overflow toggle, sign time Ø4, A, S command

F G H	<u>T3</u>	Q1 Q2 Q3 Q4	R	+
Ø4	Not sign time	U command	Copy R	

Copy R Ø4 U command except sign time.

<u>F G H</u>	T3	<u>Q3</u>	P1 P6 A	+
W/P2	Sign time	Divide	Indicates overflow	

<u>F G H</u>	T3	<u>Q3</u>	P1 P6 A	
W/P2	Sign time	Divide	Indicates overflow	

Set overflow toggle W/P2 Divide

I1 =	<u>F G H</u>	<u>A*</u>	<u>P5</u>	+	G H	<u>Q3</u>	P5	A*	+
	W/P67 Divide	Copy <u>A*</u>	Negative denominator		W/P 65, 66, 67	Divide	Positive Denominator	Copy A*	

Complement quotient

Copy quotient, W/P 65, 66, 67

F G P1	Q3	A	+	<u>F G P1 Q3</u>	A	+
W/P 66	M multiply	Copy accumulator		W/P 2 Divide	Copy accumulator	

W/P 66, M, Copy accumulator W/P2, D, copy accumulator

<u>F G P1</u>	S1 S3	<u>Q3</u>	P6	+	<u>F G H</u>	A*	+
W/P 3	Sign time	Divide	Copy sign of numerator		W/P 4-64	Copy A*	

W/P 3 sign time, D, copy sign of numerator W/P 4-64, Copy A\*

H P1	Q3	A*	+	F H	<u>Q3</u>	A*	+	<u>G H P1</u>	<u>Q3</u>	A*	+
Odd W/P 3-65	N,M	Copy A*		W/P 65,66	D	Copy A*		W/P 3	D	Copy A*	
Odd W/P 3-65 N,M copy A*				W/P 65, 66, D, Copy A*				W/P3, D, Copy A*			

H A  
Not Copy  
Ø4A A

I2 = F G H P5 P6 + F G H P5 P6 + H P1 Q3 R +  
W/P 67 W/P 67 Even W/P 4-64 Divide Copy R

Round-off quotient Copy R even W/P 4-64, Divide

<u>G H P1</u>	P6	R	+	<u>G H P1</u>	<u>Q3</u>	A	+
Even W/P 2-64	Multi- plier digit	Copy R		W/P 66	M	Copy A	

Copy R even W/P 2-64 if multiplier digit is one Copy A during W/P 66 M command

<u>F H P1</u>	<u>Q3</u>	P5	+	H P1	<u>Q3</u>	P5 P6	+	<u>H V</u>
W/P 3	N,M	Copy sign of multipli- cand		Odd W/P 5-65	N,M	Multiplier, multipli- cand sign		Copy main memory except Ø4A

Copy sign of multipli- cand W/P 3, M, N command Copy ones odd W/P 5-65, N, M if multiplicand sign and multiplier are ones.

K' = G H S2 C Faf (F + Q3) +  
Ø2,4 Address time First zero Not I/O mode Ø2 Ø4, R command

Indicate first zero in C for complementing

H	<u>S1</u>	<u>S2</u>	r1	+	H	<u>S1</u>	<u>S2</u>	<u>S3</u>	r1	+
Ø4A	High order sector		r1 = C		Ø4A	High order sector			r1 = <u>C</u>	

Indicate no sector coincidence, Ø4A

<u>G</u> <u>H</u>	<u>S1</u> <u>S2</u> <u>S3</u>	<u>r1</u>	<u>Faf</u> +	<u>G</u> <u>H</u> <u>S1</u> <u>S2</u> <u>S3</u>	<u>r1</u>	<u>Faf</u> +
∅1,3	Sector identi- fication	r1=C (∅1) r1=R (∅3)	Not I/O mode	∅1,3 Sector identi- fication	r1=C (∅1) r1=R (∅3)	Not I/O mode

Indicate no sector coincidence, ∅1, 3

<u>F</u> <u>G</u>	<u>T3</u>	<u>R</u> <u>Q1</u> <u>Q2</u> <u>Q3</u> <u>Q4</u>	<u>Faf</u>	+
∅3	Sign time	Positive Print command	Not I/O mode	

End ∅3 in 1 word-time on  
positive print command

<u>F</u> <u>G</u>	<u>T3</u>	<u>R</u> <u>Q1</u> <u>Q2</u> <u>Q3</u> <u>Q4</u>	<u>Faf</u>
∅3	Sign time	Positive input or shift command	Not I/O mode

End ∅3 in 1 word-time on positive  
input or shift command

<u>L'</u> =	<u>W</u>	+	<u>F</u> <u>G</u>	<u>Q2</u>	+	<u>B3</u>
	Record		∅4	Y,R		( <u>T3</u> + H <u>Q3</u> <u>P1</u> )
	1-Bit de- lay for H, C		Permit recording first address bit Y,R commands			Any time ex- cept sign time, and even W/P N,M commands during sign time

( a 5 + a 7 )

(S I1 I2 L + S I1 I2 L)

Copy carry logic

<u>L'</u> =	<u>β3</u>	+	<u>Q2</u> ( <u>Q1</u> + <u>Q3</u> )	( <u>a 6</u> + <u>a 8</u> )
	<u>T3</u> ( <u>H</u> + <u>Q3</u> + <u>P1</u> )		D, N, M, A, S	( <u>S</u> <u>I1</u> <u>I2</u> <u>L</u> + <u>S</u> <u>I1</u> <u>I2</u> <u>L</u> )
	Sign time of all normal phases, divide, odd W/P N, M commands		D, N, M, A, S commands, copy carry logic	

<u>S</u> =	<u>H</u> <u>Q4</u>	+	<u>H</u> <u>Q3</u>	<u>P5</u> <u>P6</u>	+	<u>H</u> <u>Q3</u>	<u>P5</u> <u>P6</u>	+
	Subtract		Divide			Divide		

Divide, denominator and numerator  
signs are alike.

<u>F</u> H Q3	+	<u>F</u> G H
W/P 2,3 N, M		W/P 67
commands		divide

$a_5 = \underline{S} \quad I_1 \quad I_2 \quad \underline{L}$   
 $a_6 = S \quad I_1 \quad \underline{I_2} \quad L$   
 $a_7 = S \quad \underline{I_1} \quad I_2 \quad \underline{L}$   
 $a_8 = \underline{S} \quad \underline{I_1} \quad \underline{I_2} \quad L$   
 $\beta_3 = \underline{T_3} + H \quad Q_3 \quad \underline{P_1}$

### 3.10.4 Flex-Tally I/O Board

$F_c = (\underline{JL} \ 12) \quad T_3 \quad \underline{Sc} \quad \underline{Sk} \quad +$   
 Start input cycle      Sign time      Not Stop Code      Not Control Character

Enter  $\emptyset_3$ , Not Stop Code, Not Control Character

<u>F</u> G	T3	Rp	<u>Sc</u>	<u>Cd</u>	Ft	<u>Sk</u>
$\emptyset_1$	Sign time	Tally inputting	Not stop code	Not code delete	Tally input	Not Control Character

Tally reader presenting character

$F_d = F \underline{G} \quad T_3 \quad (Sc + Cd + Sk) \quad (Ff + Ft)$   
 $\emptyset_3$       Sign time      Stop code, Code delete, or Control Character      Flex or Tally input

Reading stop code or code delete from input device

$G_c = (\underline{JL} \ 11) \quad F \underline{G} \quad T_3 \quad + \quad F \underline{G} \quad T_3 \quad \underline{Rp} \quad Ft$   
 End of Flex input cycle       $\emptyset_3$       Sign time       $\emptyset_3$       Sign time      End of Tally input      Tally reader on

Enter  $\emptyset_4$  at end of character

Enter  $\emptyset_4$  at end of character from Tally.

$Ff' = F \underline{G} \quad T_3 \quad \underline{P_1} \ \underline{P_2} \ \underline{P_3} \ \underline{P_4} \ P_5 \quad Q_1 \ Q_2 \ Q_3 \ Q_4 \ \underline{be} \quad \underline{Faf} \quad +$   
 $\emptyset_3$       Sign time      01, Flex select code      Print      Not EXECUTE      I/O interlock

Select Flex for print command

bQ + F G T3 P1 P2 P3 P4 P5 Q1 Q2 Q3 Q4 be Faf  
 MANUAL  $\emptyset 3$  Sign 01, Flex Input Not I/O  
 INPUT time select code EXECUTE inter-  
 lock

Select Flex for input command

Ff' = F G T3 Q3 Xs Sr' bQ +  
 $\emptyset 1$  Sign Output command End of Flex Not in  
 time indicator input ready for MANUAL  
 INPUT

Reset Flex at end of input

X + To  
 Print I/O  
 reset

Ft' = F G T3 P1 P2 P3 P4 P5 Q1 Q2 Q3 Q4 be Faf  
 $\emptyset 3$  Sign 00, Tally Input Not I/O  
 time select code EXECUTE interlock

Select Tally reader for input command

Ft' = F G T3 Sc Xp + To  
 $\emptyset 1$  Sign Stop Tally reader I/O  
 time code multivibrator reset

Reset Tally reader on stop code

Rp = Xp Di  
 Tally reader Tally reader  
 multivibrator sync.

Dt = Rp  
 Start Tally input

Sc = P1 P2 P3 P4 P5 P6  
 Stop code

Cd = P1 P2 P3 P4 P5 P6  
 Code delete

Di' = F G Xp Ft  
 Ø1 Tally reader Tally  
 multivibrator input

Di' = Faf  
 I/O  
 interlock

Sr\* = F Q1 Xs bQ Ff  
 Ø4 Input Not in Not Flex  
 mode MANUAL Selected  
 INPUT

X' = F G T3 Tx (JL 33) Q3 Ff  
 Ø1 Sign Clutch driver Translator Output command Flex  
 time not set cam indicator select

Ø1 sign time output command to Flex

X' = F + G + T3 + Tx + (JL 33) +  
 Ø3,4 Ø2 Any time except Translator Translator  
 sign time clutch driver cam  
Q3 + Ff  
 Output command Flex not  
 indicator selected

Tp1 = X P1  
 Print P1 bit

Tp2 = X P2  
 Print P2 bit

Tp3 = X P3  
 Print P3 bit

Tp4 = X P4  
 Print P4 bit

Tp5 = X      P5  
    Print    P5 bit

Tp6 = X      P6  
    Print    P6 bit

Tx = X      =    JL 7  
    Print    Signal to  
            translator clutch

Translator driver reset = (JL 29)

Signal  
from Flex

Sk = P5 P6      K  
    Control    4 bit  
    Character  
  
    Inhibit entrance of Control Characters in 4 bit.

### 3.10.5 Tally P and R Board

Gc = F G      T3      Fy      bs      Rp  
    Phase 3    Sign    Tally    Not MANUAL    Tally clutch  
              time    select    INPUT        signal

Enter Ø 4 at end of character from Tally

Fc = F G    T3      Q3      Fy      Rp      Sk  
    Ø 1    Sign    Output    Tally    Tally    Not  
          time    command    select    clutch    Control  
                  indicator            signal    Character

Cd            Tpg  
Not Code    Not driving  
Delete      Tally punch

Enter Q3, from Ø 1, Tally reader presenting character

Fd = F G    T3      Fy      (Cd +      Sc    +      Sk)  
    Ø 3    Sign    Tally      Code Delete, Stop Code, or Control Char.  
          time    select



Enter Q1 after reading Code Delete, Stop Code, or Control Character from Tally Reader

$Fy' = F \underline{G} \quad T3 \quad \underline{Q1} \quad \underline{Q2} \quad \underline{Q3} \quad \underline{Q4} \quad \underline{P1} \quad \underline{P2} \quad \underline{P3} \quad P4 \quad P5$   
 $\emptyset 3$  Sign time                  Input                  Tally select code

Enter  $\emptyset 1$ , select Tally reader for input

$\underline{be} \quad \underline{Faf} \quad + \quad F \underline{G} \quad T3 \quad \underline{Q1} \quad \underline{Q2} \quad \underline{Q3} \quad \underline{Q4}$   
 Not EXECUTE                  I/O Interlock                   $\emptyset 3$  Sign time                  Print

$\underline{P1} \quad \underline{P2} \quad \underline{P3} \quad P4 \quad P5 \quad \underline{be} \quad \underline{Faf} \quad + \quad \underline{Faf} \quad \underline{bs} \quad \underline{bQ}$   
 Tally select                  Not EXECUTE                  I/O Interlock                  I/O Interlock                  START COMPUTE                  MANUAL INPUT

Enter  $\emptyset 1$ , select Tally punch for output. I/O Interlock

$\underline{Fy}' = \underline{F} \underline{G} \quad T3 \quad \underline{Q3} \quad \underline{bs} \quad \underline{Rp} \quad \underline{Sc}$   
 $\emptyset 1$  Sign time                  Output command indicator                  Not start signal                  Tally clutch signal                  Stop Code

Enter  $\emptyset 3$  or  $\emptyset 4$ , reset Tally reader on Stop Code

$+ \quad \underline{To} \quad + \quad \underline{Pp}$   
 I/O Reset                  Punch clutch not selected

I/O reset switch, reset Tally after output cycle

$\underline{Tr1} = \underline{Q3} \quad \underline{Rp} \quad \underline{Fy} \quad \underline{Tpq}$   
 Output command indicator                  Tally clutch signal                  Tally select                  Not driving Tally punch

Reset Tally flip-flop

$\underline{Dt1} = \underline{Tr1}$   
 Reader forward

$\underline{Np}^* = \underline{Rp}$   
 Fire  $\underline{Np}$  one-shot

$Rp^* = \underline{Xpg} \quad \underline{Np} \underline{Xp} \quad + \quad \underline{Xp} \underline{Np} \quad Fy \quad \underline{G} \quad T3$   
 Not Tape Feed      Not output Tally      Not output Tally      Tally select       $\emptyset 1$  or  $\emptyset 3$       Sign time

Fire Rp one-shot

$\underline{Rp} = Xp$

Reset Rp flip-flop

$Tpg = \underline{Xpg} \quad Rp \quad + \quad Q3 \quad Fy \quad Rp \quad \underline{Tpg}$   
 Not Tape Feed      Tally clutch signal      Output command indicator      Tally select      Tally clutch signal      Not driving Tally clutch

$\underline{Tpg} = \underline{Xp}$

$Rp = Q3 \quad Fy \quad Rp \quad \underline{Tpg}$   
 Output command indicator      Tally select      Tally clutch signal      Not driving Tally clutch

$Sc = P1 \underline{P2} \underline{P3} \underline{P4} \underline{P5} \underline{P6}$   
 Stop Code

$Cd = P1 P2 P3 P4 P5 P6$   
 Code Delete

$Sk = K \underline{P5} \underline{P6}$   
 4-bit Control Character  
 Inhibit entrance of Control Characters in 4-bit

$Tpa = Pp \quad P1$   
 Output gate      P1 bit

$Tpb = Pp \quad P2$   
 Output gate      P2 bit

$Tpc = Pp \quad P3$   
 Output gate      P3 bit

$T_{pd} = P_p \quad P4$   
Output gate P4 bit

$T_{pe} = P_p \quad P5$   
Output gate P5 bit

$T_{pf} = P_p \quad P6$   
Output gate P6 bit

$\underline{T_{pa}} = \underline{X_p}$

$\underline{T_{pb}} = \underline{X_p}$

$\underline{T_{pc}} = \underline{X_p}$

$\underline{T_{pd}} = \underline{X_p}$

$\underline{T_{pe}} = \underline{X_p}$

$\underline{T_{pf}} = \underline{X_p}$

4.1 GENERAL

The maintenance procedures used on the LGP-21 Computer System follow standard electronic practice. Special instructions and equipment are necessary only for the memory section (magnetic disc). The memory unit maintenance instructions are supplied in Sections 4.6.1 and 4.6.2. Special tools and/or equipment may be obtained from the Commercial Computer Division, Parts Department.

The mechanical maintenance for the Flexowriter, Tally Reader, and Tally Punch is covered in the respective manuals. The Tally Reader Manual and the Tally Perforator Manual are included in Sections VIIA and VIIB of this publication. The modified FL Flexowriter, which is used with this system, is basically the same (mechanically) as the units used with previous systems. The mechanical maintenance for the Flexowriter has been covered in the Flexowriter Adjustment Manual, which all field personnel should now have.

4.2 FLEXOWRITER ELECTRO-MECHANICAL CIRCUIT DESCRIPTIONS

The following circuit descriptions explain the electro-mechanical action, in sequence, for the circuits involved. All relay and switch contacts refer to schematic (L543 002 008) in Section VI.

4.2.1 Automatic Carriage Return

For purposes of explanation, assume the Flexowriter to be finishing a program-controlled tabulation. The existing conditions are LKL dropped, KFB dropped, and SCRT transferred (Figure 4-1a). The carriage operated contacts SF4 and SF1 break between contacts 3-2 and 3-4 respectively. At this time the tab stop engages the tab lever, operating the unlatch mechanism which restores SCRT. KFB is prevented from energizing by contacts 4-3 of SF1 which are still open. Contacts 1 and 2 of SF4 now make, followed immediately by contacts 1 and 2 of SF1. This allows KOC to energize.




FIGURE 4-1(a) AUTOMATIC CARRIAGE RETURN

When KOC picks, KACR then picks. KFB is prevented from picking by KOC's N/C contacts 24 and 25 (Figure 4-1b).




FIGURE 4-1(b) AUTOMATIC CARRIAGE RETURN (Cont.)

When KACR picks, translator action is initiated as follows: the carriage return code is applied to the translator by energizing LT4 and the translator clutch. The circuit for this is shown in Figure 4-1c.




FIGURE 4-1(c) AUTOMATIC CARRIAGE RETURN (Cont.)

The clutch now energizes, and the translator begins its cycle with LT4 (CR) energized.

At 20 degrees of the translator cycle, cam operated STC-1 transfers energizing KCRI. Through its time delay circuitry KCRI will hold for 100 ms after STC-1 is restored (Figure 4-1d.) This breaks the energizing path for the translator magnets and inhibits the reader until after the carriage return function is completed.




FIGURE 4-1(d) AUTOMATIC CARRIAGE RETURN (Cont.)

When the carriage return key is pulled, it operates a bail which in turn transfers SDC, energizing KDC (K22). (See Figure 4-1e).




FIGURE 4-1(e) AUTOMATIC CARRIAGE RETURN (Cont.)

SDC is immediately restored with the operation of the Carriage Return key. However, KDC has now established a hold path as shown in Figure 4-1f.




FIGURE 4-1(f) AUTOMATIC CARRIAGE RETURN (Cont.)

As the Carriage Return key operates, punching (if punch is ON) of the CR code is inhibited by KACR, which was energized and held as described earlier. KACR N/C contacts 28 and 27, through which the punch clutch and code magnet energizing current must pass, are held open during the translator cycle, thus inhibiting the punch during an automatic carriage return. Late in the translator cycle, SCRT transfers, dropping out LKL and KDC. KFB remains dropped out due to KACR N/C Contacts 5 and 6 and KCRI N/C Contacts 1 and 2. KRCI remains energized (100 ms delay). KACR is now held as shown in Figure 4-1g.




FIGURE 4-1(g) AUTOMATIC CARRIAGE RETURN (Cont.)

KACR holds for the duration of the CR operation. At the time of the SCRT transfer, the CR clutch energizes and winds up the CR tape causing SF1 and SF4 to return to their normal positions. Neither can have any effect, however, until KACR and SCRT are restored.

#### 4. 2. 2 Program-Controlled Carriage Return Operation

At T3 (sign time) of phase 1 of a Print instruction, LTC and LT4 in the translator are energized by their respective storage drivers, Tx and Tp-2 and the translator begins to operate, pulling down the CR seeker. A projection on the seeker contacts a bail (same for Tab and BS seekers) which causes SDC (delay control switch) to transfer. This will pick the delay control relay K-22, dropping out the feed back relay, K-20. Contacts 5-6 of KFB open. KFB must remain de-energized until CR, Tab, or BS function has been completed. If the computer comes to another Print instruction before the CR, Tab, or BS is completed, JL-33 must remain false (controlled by KFB 5-6). Thus the computer will stop in blocked state phase 1 and wait until KFB restores at end of control function. As stated before, when SDC transfers, contacts 1-2 break causing immediate drop-out of KFB. When SDC 2-3 make, KDC picks and insures that KFB will stay dropped by breaking KDC 3-4. At this point, SDC is restored. KDC is held through 1-2 of the normally closed SCRT contacts. Further into the translator cycle, the actual CR or Tab operation is performed by the respective cam tripping against the power roll. As a result, the SCRT re-establishes the energizing circuit for KFB (by re-energizing LKL) at the termination of the CR or Tab operation. The computer is now allowed to proceed; i. e. , X can come true because JL-33 is now true. The above sequence is identical for BS operation except that SBS operates instead of SCRT.

#### 4. 2. 3 Punch Error Relay Operation

During the process of punching a tape, it is desirable to have an indication of incorrect operation. In the systems Flexowriter used in the LGP-21, this is accomplished by the relay KPE (K3) which will lock the keyboard and inhibit the reader. When a character is typed, transferring the SC contacts, SCC transfers. This picks the code magnets and the clutch magnet as shown in Figure 4-2a.




FIGURE 4-2(a) PUNCH ERROR RELAY OPERATION



SPL transfers, breaking the path for current flow through the punch magnets and picking KAR. KAR will hold through the circuitry shown in Figure 4-2b until the SCC contacts restore.




FIGURE 4-2(b) PUNCH ERROR RELAY OPERATION (Cont.)

If SCC stays transferred for longer than the normal time because of sluggish selector slides, jammed selector slides, or characters typed manually so that one type bar follows the previous one too closely, KAR will hold long enough to pick KPE as shown below (Figure 4-2c).




FIGURE 4-2(c) PUNCH ERROR RELAY OPERATION (Cont.)

KPE will hold (Figure 4-2d) until the hold path is broken by depressing the Code Delete lever which picks KCD, thereby dropping KPE and restoring normal operation.




FIGURE 4-2(d) PUNCH ERROR RELAY OPERATION (Cont.)

If the tape in the punch jams, runs out, or is subjected to excess tension, it is possible to pick KPE by operating the SPT contacts as shown in Figure 4-2e. KPE holds as shown above and requires a Code Delete to restore normal operation.




FIGURE 4-2(e) PUNCH ERROR RELAY OPERATION (Cont.)

It can easily be seen that pulling in KPE during a malfunction opens KPE's normally closed contacts 3 and 4, which will drop LKL, thus locking the keyboard. Dropping LKL also interrupts the pick circuit for the reader clutch (LR) and the Manual Input Light, due to LKL's normally open contacts 1 and 2.




FIGURE 4-3 A. C. POWER TO FLEXOWRITER

#### 4.3 FLEXOWRITER RELAY CONTACT LOCATION

The following information is included to assist in minimizing service time on the electrical portion of the Flexowriter and should be used in conjunction with the parts of Sections IV, V, and VI which deal with the Flexowriter electrical schematics. The contacts used on the Flexowriter relays are grouped into three general types or forms and are defined in Figure 4-4.
















FIGURE 4-4 RELAY CONTACT CONFIGURATION

The following relay diagrams (Figures 4-5a - m) are shown in top view and facing so that the operating strap movement is toward the top of the page. All relays are shown unoperated. Figures 4-6a - c show the locations of the contacts.








FIGURE 4-6(a) SWITCH CONTACT LOCATIONS




FIGURE 4-6(b) SWITCH CONTACT LOCATIONS (Cont.)




FIGURE 4-6(c) SWITCH CONTACT LOCATIONS (Cont.)



#### 4.4 FLEXOWRITER ELECTRICAL MAINTENANCE SPECIFICATIONS

The electrical timing relationships and adjustment specifications should be checked during installation and preventive maintenance.

##### 4.4.1 Selector Contact Adjustment (SC)

Adjustment of SC7 through 12 and the form "C" contact of SC6 is critical. All form "C" contacts must break before make, and SC7 must make after all other form "C" contacts make.

##### 4.4.2 Cam-Operated Contact Adjustment (STC)

SRCC, Form B: Must break after SRC makes and make before SRC breaks.

STC-1, Form B: Tungsten - Break 20 degrees; make 320 degrees.

Form C: Transfer 20 degrees, restore 320 degrees.

STC-2, Form A: Make 10 degrees, break 350 degrees.

Form B: Break 10 degrees; make 350 degrees.

STC-3, Form C: Transfer 260 degrees; restore 300 degrees.

STC-4, Form C: Transfer 250 degrees; restore 310 degrees.

When adjusting STC contact timing, check the timing with a meter at JT plugs after setting clutch. Timing should agree within  $\pm 3$  degrees and allow a minimum of .010" contact overtravel.

##### 4.4.3 Reader Contact Adjustment (SR)

Straps 1, 2, and 3 of SRC and SR 1-6 must break before make.

Straps 4 and 5 of SR1 and 6 must make before straps 4 and 5 of SR 2 and 5 break.

Straps 4 and 5 of SRC must make before SRCC breaks.

Straps 6 and 7 of SRC should be set to .020" maximum gap.

##### 4.4.4 Field Switch Adjustment - Automatic Carriage Return (SF)

Adjust the field switch so that there is no contact motion one space before, or after, the switch-operating arm contacts the actuators. The field switch contacts should have a minimum of .010" overtravel when transferred.

##### 4.4.5 Timing and Mechanical Flow Charts

See figures 4-7 and 4-8.

#### 4.5 POWER SUPPLY

The following tests cover the power distribution and switching specifications for the computer.

##### 4.5.1 Operating Parameters and Tolerances

No Load Test:

1. The voltage supplied at the +15v, -15v, -20v, and the -20dv terminals shall not be





FIGURE 4-7 FLEXOWRITER FLOW CHART



**SPEEDS**

READER 571 RPM  
 TRANSLATOR 588 RPM  
 PUNCH 1000 RPM

THE TIMING WAS CHECKED USING  
 A 90 VDC FILTERED POWER SUPPLY

$RPM \times (.006) = \frac{DEGREES}{MILLISECONDS}$

NOTE 1 - DOTTED LINES INDICATE PUNCH STARTING POINT IN NON PRINT

NOTE 2 - DOTTED LINES INDICATE PUNCH STARTING POINT FOR LARGE, SINGLE LOBE CAM (C R)

NOTE 3 - SCRT CLOSURE TIME VARIES FROM ABOUT 9 MS FOR A CARRIAGE RETURN AT THE LEFT MARGIN TO ABOUT 1100 MS FOR A CARRIAGE RETURN ON A 20" CARRIAGE.

2-1-9

FIGURE 4-8 FLEXOWRITER TIMING CHART (AVERAGE VALUES)

more than 15% above rated voltage.

2. Ripple shall be less than 3/4v peak to peak.

#### Half Load Test

1. The voltage supplied at the -15v, -15v, -20v, and the -20dv terminals shall be within a  $\pm 10\%$  tolerance.
2. Ripple shall be less than 3/4v peak to peak.

#### 4.5.2 AC Verification

- Step 1 Remove fuses (F1, F2, F3) from the rear panel and insert power cord from 115v line into the input connector. Using a Triplett V. O. M., check for 115v AC at the accessory connectors and at the power supply modulok (between terminals 3A and 6A and between terminals 3A and 10A). No voltage should be found.
- Step 2 Turn interlock OFF. Insert fuses (F1, F2, F3). Verify that 115v AC is now present at the accessory connectors. Depress POWER switch. It should be impossible to turn ON the power indicator with the interlock OFF.
- Step 3 In order to seat the circuit breaker correctly, it is necessary that the POWER switch be OFF when the interlock is turned ON. Turn ON the interlock and wait 30 seconds to see if the power indicator comes ON. If it does not, depress the POWER switch. Should the POWER switch have already been ON, depress it to turn power OFF and then reset the circuit breaker by throwing the interlock OFF and ON. Depress the POWER switch. Verify that the power indicator and stop indicator are illuminated.
- Step 4 Verify that 115v AC exists between modulok terminals 3A and 6A and between modulok terminals 3A and 10A.
- Step 5 Depress the POWER switch (power indicator should go out) and repeat Step 4. This time no voltage should be found.

#### 4.5.3 Ground Test

- Step 1 With the power off, use the V. O. M. to measure continuity between the computer chassis and
  - a. P. S. modulok terminal 16A.
  - b. Each of the two points labeled ground on the distribution board.
  - c. Pin 34 in the display connector.
  - d. Pin A in the J1 connector.

#### 4.5.4 Supply Voltage Test

- Step 1 With the power ON, use the V. O. M. to measure +15v between the computer chassis and
  - a. P. S. modulok terminal 18A.
  - b. P. S. modulok terminal 18B.
  - c. The point labeled +15v on the distribution board.

- d. Pin Y in the J3 connector.
- e. Pin 3 in the display connector.

Step 2 With the power ON, use the V. O. M. to measure -15v between the computer chassis and

- a. P. S. modulok terminal 17A.
- b. P. S. modulok terminal 17B.
- c. The point labeled -15v on the distribution board.
- d. Pin W in the J3 connector.
- e. Pin 4 in the display connector.

Step 3 With the power ON, use the V. O. M. to measure -20v between the computer chassis and

- a. P. S. modulok terminal 15A.
- b. P. S. modulok terminal 15B.
- c. The point labeled -20v on the distribution board.
- d. Pin Z in the J3 connector.
- e. Pin 2 in the display connector.

Step 4 With the power ON use the V. O. M. to measure -20v (-20v delay) between the computer chassis and

- a. P. S. modulok terminal 14A.
- b. P. S. modulok terminal 14B.
- c. The point labeled -20d on the distribution board.
- d. Pin B in the J1 connector.
- e. Pin 32 in the display connector.

#### 4. 5. 5 Switch Test

Step 1 With the power OFF place all Breakpoint Switches in the OFF position. Place the Transfer Control switch in the ON position. Place the MODE switch in the One Operation position. With a V. O. M. verify continuity between the computer chassis and

- a. Points Tc, tb1, tb2, tb3, tb4, bq, O1, be, TO and bs on the distribution board.
- b. Point be on the distribution board only when the EXECUTE button is depressed.
- c. Point bs on the distribution board only when the START button is depressed.
- d. Point bq on the distribution board only when MODE switch is in the Manual Input position.
- e. Point O1 on the distribution board only when the MODE switch is in the Normal position.

- f. Point Re on the distribution board only when the Record Enable switch is in the ON position.
- Step 2 With the power OFF, and a V. O. M. on the R X 1000 scale, measure between chassis and
- a. Point brc on the distribution board; depress the FILL CLEAR switch and observe a change in resistance.
  - b. Point brc on the distribution board, depress the FILL CLEAR switch and observe a change in resistance in an opposite direction from that noted in (a) above.
- Step 3 With the power ON, place all Breakpoint Switches in the ON position. Place the Transfer Control switch in the OFF position and the MODE switch in the One Operation position. With a V. O. M. verify that -20v ( $\pm 10\%$ ) appears between the computer chassis and
- a. Points Tc, tb1, tb2, tb3, tb4, bq, O1, be and bs on the distribution board.
  - b. Point be on the distribution board only when the EXECUTE button is depressed.
  - c. Point bs on the distribution board only when the START button is depressed.
  - d. Point bq on the distribution board only when the MODE switch is in the Manual Input position.
  - e. Point O1 on the distribution board only when the MODE switch is in the Normal position.
  - f. Point T0 on the distribution board only when the I/O switch is depressed.

#### 4. 5. 6 Motor Start Relay Adjustment Procedure

This procedure is given below in three steps, with references to points shown in Figure 4-9.

- Step 1 When in the de-energized position, the armature of the motor start relay must be adjusted so that an air gap of no greater than 3/16" exists between it and the coil form. Under this condition the armature must also allow the contacts to remain closed and provide only minimum clearance at point B.
- Step 2 With the armature in the energized position (armature held against coil form), the contact must be open and a gap of 1/8" should exist between the armature and its support bracket at point C.
- Step 3 Begin by forming the armature to provide the 1/8" gap at C with the armature held against the coil form. Then release the armature and check for proper clearance at A. Reform if necessary. Finally, check the armature to contact clearance at B and approve its operation.

#### 4. 6 DISC AND MEMORY HEAD MAINTENANCE PROCEDURES

The maintenance procedures for the main memory section are contained herein. At this point, the specifications and adjustments are considered preliminary. When additional information is received, a correction, supplement, or Field Information Notice (FIN) will be issued.




FIGURE 4-9 MOTOR START RELAY ADJUSTMENTS

#### 4. 6. 1 Main Memory Head Specifications

Heads will be classified according to readback voltage:

- Class 1 Heads with readback between 340 to 380 mv. will be acceptable for use on all tracks of memory and are identified by a GREEN dot.
- Class 2 Heads with readback between 380 to 400 mv. will be acceptable for use on all tracks of memory except the outermost track on each head block and are identified by a RED dot.
- Class 3 Heads with readback between 320 to 340 mv. will be acceptable for use on all tracks of memory except the innermost track on each head block and are identified by a YELLOW dot.

Main memory readback signals, measured at the output of the main memory preamplifier (V<sub>rh</sub>), shall be between 6.0 volts and 12.0 volts peak-to-peak. This shall apply to all main memory heads, including spares.

The relationship of the clock to the main memory readback signal (V<sub>rh</sub>) shall be acceptable for all bits if it is as shown in Figure 4-10.

There may be some phase shift between the readback signal (V<sub>rh</sub>) and the clock. Maximum allowable phase shift is as shown in Figure 4-11.




FIGURE 4-10 RELATIONSHIP OF MAIN MEMORY READBACK SIGNAL AND CLOCK PULSE




FIGURE 4-11 RELATIONSHIP OF MAIN MEMORY READBACK SIGNAL AND CLOCK PHASE SHIFT

The width of the clock signal (negative clock), measured at  $C_p$ , shall be between 4.5 and 5.0  $\mu\text{sec}$ .

#### 4.6.2 Main Memory Head Replacement and Adjustment Procedure

When replacing a head in the LGP-21 memory, the following procedure should be used:

- Step 1 Stop the disc. Remove the main memory head access cover plate and the mounting screws for the memory matrix board assembly. Back off the head pressure adjusting screw for the defective head, until the main memory head reed raises above the two head-mounting studs.
- Step 2 Lift out the defective head and tilt back the memory matrix board assembly to gain access to the electrical connections on the bottom of the board. Unsolder the leads of the defective head.
- Step 3 Refer to Section 4.6.1 and select a replacement head. Note that the center tap connection to the coil is color coded with a red tip and will be attached to the terminal connection, while the coil ends will be attached to the diodes. Solder in the replacement coil. Do not use excessive heat when soldering the leads to the diodes.
- Step 4 Place the new head on the disc surface and align the head mounting studs with the holes in the reed.



- Step 5 Turn the head pressure adjusting screw clockwise until the tip of the reed just comes in contact with the shoe, on the head. See Figure 4-12.




FIGURE 4-12 MAIN MEMORY HEAD REPLACEMENT

NOTE: This is a critical point and can be determined accurately by viewing the downward travel of the reed, while the adjusting screw is being turned.

- Step 6 At this "point of contact," the head adjusting screw should be turned an additional 170 degrees for any of the five inside heads to produce the required 6 ± 1 grams pressure.

For any of the four outside heads, on each of the head blocks, the head adjusting screw should be rotated 140 degrees after the "point of contact" for the required 5 ± 1 grams pressure. See Figure 4-13

When these steps are accomplished, information should be recorded into the location where the new head has been installed and the playback should be checked. If the playback is within the limits specified in section 4.6.1, the new head is acceptable. If the playback is not within these limits, recheck the adjustments or replace the head if necessary. This method of adjustment has been devised to allow for pressure and playback considerations.

NOTE: Excessive pressure should never be used to increase the playback signal, as the heads must fly free of the disc coating when operating. Excessive pressure has resulted in damaging the disc coating.




FIGURE 4-13 MAIN MEMORY HEAD ADJUSTMENT

#### 4.6.3 Recirculating Register Specifications

The recirculating register readback signals shall be saturated in the positive-going portion of the signal. The amplitude of the signal, when saturated, shall be between 10v and 14v, as seen in Figure 4-14.




FIGURE 4-14 RECIRCULATING REGISTER READBACK SIGNAL

The relationship of the clock to the recirculating line readback signals shall be acceptable if it is as shown in Figure 4-15, when looking at the point where the 680 pf clocking capacitors, the 2.4K resistors, and the base input diodes are connected.

Where there is jitter in the readback, the clock shall be set so that it clocks at the most positive point, as shown in the "Minimum" figure..




FIGURE 4-15 RECIRCULATING REGISTER CLOCK

The interaction factor for each of the recirculating registers is measured as follows:

The register under observation shall be filled whenever possible with a pattern of all zeros. The other registers shall be filled whenever possible with alternating 1's or 0's or with H's. The modulation of the register under observation shall be less than 1 volt peak-to-peak when measured at the output of the read amplifier.

#### 4.6.4 Recirculating Register Head Adjustment Procedure

It has been found that, while the recirculating registers are reliable in themselves, there is a tendency toward electrical interaction between individual registers. This is due to the fact that all the recirculating heads are tracking at nearly the same physical distance from the center of the disc. Slight variations in head adjustment may cause the read station of the head to sense electromagnetic flux changes which have

been recorded by one or more of the other registers. The following procedure may be used to minimize the effects of this interaction.

- Step 1 Clear one of the registers and enter an alternate bit pattern in the others (FFFFFFFF).
- Step 2 Observe the readback of the cleared register at the output of its read amplifier (Xrh), which is located on the memory control board. Any interaction between the cleared register and any of the other registers will manifest itself as variations in the base line of the cleared register. These variations should not exceed an amplitude of one volt (peak-to-peak).
- Step 3 If the peak-to-peak variations exceed one volt, a radial adjustment may be made to move the head out of the field of interference. However, it must be remembered that moving any of the recirculating heads along the radius of the disc will affect the relationship of the pattern being recirculated and the clock pulses being applied to the data amplifier. Care must be taken to be sure that the head is not moved so far as to interrupt normal recirculation. Several adjustments may be necessary to obtain the most optimum clock pulse position with the least amount of interference from the other registers. If the interference cannot be adjusted to less than one volt peak-to-peak, a new head should be installed.
- Step 4 To adjust the remaining registers, repeat steps 1, 2, and 3 for each of the other registers.
- Step 5 After all the registers have been adjusted, it will be necessary to recheck each one to ascertain that the adjustments made last have not re-introduced interference in the registers which were adjusted first. Repeat steps 1 through 5 until all registers are correct.

#### 4.6.5 Memory Head Location and Oscilloscope Patterns

Figures 4-16 and 4-17 point out the main memory head locations and typical oscilloscope patterns, which are included as an aid in maintenance procedures.

#### 4.7 CONVERSION OF DECIMAL TRACK-AND-SECTOR ADDRESSES TO HEXADECIMAL

The following rules explain how to convert a decimal track-and-sector address to its hexadecimal equivalent. The conversion process is in two steps; first the track portion is converted, then the sector portion.

Conversion of track portion:

Divide the track number by 8 - the quotient is the first hexadecimal digit.

Multiply the remainder by 2 - the product is the second hexadecimal digit.

If the sector portion of the decimal address is equal to or greater than 64, add 1 to the second hexadecimal digit.

Conversion of sector portion:

If the sector is equal to or greater than 64, subtract 64.

Divide the sector number by 4 - the quotient is the first hexadecimal digit.

Multiply the remainder by 4 - the product is the second hexadecimal digit.

Example: Convert the decimal track-and-sector number 31 127 to its hexadecimal equivalent.

Track 31      $31 \div 8 = 3 \text{ r } 7$      First hexadecimal digit is 3.  
                    $7 \times 2 = 14 = \text{Q}$      Second hexadecimal digit is Q.

Is sector  $\geq 64$ ?     Yes

$\therefore$  Add 1      $\text{Q} + 1 = \text{W}$

$\therefore$  3W is the desired track address.

Sector 127      $127 - 64 = 63$

$63 \div 4 = 15 \text{ r } 3$      First hexadecimal digit is W.

$3 \times 4 = 12$      Second hexadecimal digit is J.

$\therefore$  WJ is the desired sector address.

Thus the decimal address 31 127 is equivalent to 3WJ in hexadecimal.






FIGURE 4-16 MAIN MEMORY HEAD LOCATIONS

CLOCK (Cp and CP)




SIGNAL: ANALOG READ BACK FROM  
CLOCK HEAD  
LOCATION: PIN 1 PLUG J-5 ON MEMORY  
CONTROL BOARD  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: .05 VOLTS/DIVISION  
NO ATTENUATION  
HORIZONTAL: ONE WORD TIME

SIGNAL: OUTPUT OF INTERMEDIATE  
CLOCK CIRCUITRY (Cp)  
LOCATION: PIN J PLUG J-3 MEMORY  
CONTROL BOARD  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 10 VOLTS/DIVISION  
HORIZONTAL: ONE WORD TIME




SIGNAL: EXPANDED Cp  
LOCATION: SAME AS ABOVE  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 10 VOLTS/DIVISION  
HORIZONTAL: 6 $\mu$ SEC/DIVISION




SIGNAL: OUTPUT OF CLOCK  
DRIVER (CP)  
LOCATION: COLLECTORS OF Q105, Q107,  
AND Q109 ON MEMORY  
CONTROL BOARD. ALSO  
ON ALL CARDS.  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 10 VOLTS/DIVISION  
HORIZONTAL: 6  $\mu$ SEC/DIVISION

FIGURE 4-17 TYPICAL SIGNALS



SIGNAL: READ BACK FROM CLOCK  
HEAD (cp)  
LOCATION: PLUG J5 PIN 1  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: .4 VOLTS/DIVISION  
HORIZONTAL: 23 $\mu$ SEC/DIVISION

SIGNAL: INTERMEDIATE CLOCK (Cp)  
LOCATION: MEMORY CONTROL BOARD  
EMITTER OF Q39  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 10 VOLTS/DIVISION  
HORIZONTAL: 23  $\mu$ SEC/DIVISION




SIGNAL: INPUT TO "A" READ AMP  
LOCATION: MEMORY DISC  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 500 MV/DIVISION  
HORIZONTAL: ONE WORD TIME


SIGNAL: OUTPUT OF "A" READ AMP  
LOCATION: PLUG J2 PIN S ON MEMORY  
CONTROL BOARD  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 5 VOLTS/DIVISION  
HORIZONTAL: ONE WORD TIME

FIGURE 4-17 TYPICAL SIGNALS (Cont.)


TIMING TRACKS



SIGNAL: S1  
 LOCATION: MEMORY CONTROL BOARD -  
 COLLECTOR OF Q55  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME




SIGNAL: S2  
 LOCATION: MEMORY CONTROL BOARD -  
 COLLECTOR OF Q43  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME




SIGNAL: S3  
 LOCATION: MEMORY CONTROL BOARD -  
 COLLECTOR OF Q51  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

FIGURE 4-17 TYPICAL SIGNALS (Cont.)



SIGNAL: Vrh  
 LOCATION: MEMORY CONTROL BOARD -  
 BASE OF Q58  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

SIGNAL: VCp  
 LOCATION: MEMORY CONTROL BOARD -  
 COLLECTOR OF Q57  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME




SIGNAL: Vrh  
 LOCATION: MEMORY CONTROL BOARD  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: 9  $\mu$  SEC/DIVISION


SIGNAL: VCp  
 LOCATION: MEMORY CONTROL BOARD  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: 9  $\mu$  SEC/DIVISION

FIGURE 4-17 TYPICAL SIGNALS (Cont.)






SIGNAL: OUTPUT OF -10V POWER SUPPLY DURING A RECORD FUNCTION  
 LOCATION: MEMORY CONTROL BOARD - COLLECTOR OF Q70  
 SYNC: POSITIVE  
 SYNC INPUT: W  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME




SIGNAL: WRITE AMPLIFIER CLAMP  
 LOCATION: MEMORY CONTROL BOARD - COLLECTOR OF Q65  
 SYNC: POSITIVE  
 SYNC INPUT: W  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME



SIGNAL: Aw  
 LOCATION: PLUG J2 - PIN Y  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME


SIGNAL: Aw  
 LOCATION: PLUG J2 - PIN Z  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

FIGURE 4-17 TYPICAL SIGNALS (Cont.)




SIGNAL: OUTPUT OF THE "A" DATA AMPLIFIER  
 LOCATION: MEMORY CONTROL BOARD - PLUG J3 - PIN P  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

SIGNAL: A'  
 LOCATION: MEMORY CONTROL BOARD - BASE OF Q96  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME



SIGNAL: OUTPUT OF "A" DATA AMPLIFIER  
 LOCATION: MEMORY CONTROL BOARD - PLUG J3 - PIN P  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

SIGNAL: OUTPUT OF "A\*" DATA AMPLIFIER  
 LOCATION: MEMORY CONTROL BOARD - PLUG J3 - PIN S  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME




SIGNAL: OUTPUT OF "C" READ AMPLIFIER (Crh)  
 LOCATION: MEMORY CONTROL BOARD - PLUG J2 - PIN L  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

SIGNAL: C'  
 LOCATION: MEMORY CONTROL BOARD - BASE OF Q92  
 SYNC: NEGATIVE  
 SYNC INPUT: T3  
 VERTICAL: 10 VOLTS/DIVISION  
 HORIZONTAL: ONE WORD TIME

FIGURE 4-17 TYPICAL SIGNALS (Cont.)

Open  
Head



SIGNAL: MAIN MEMORY HEAD  
WHICH HAS OPENED  
LOCATION: CENTER TAP OF HEAD  
SYNC: NEGATIVE  
SYNC INPUT: T3  
VERTICAL: 400 MILLIVOLTS  
PER DIVISION  
HORIZONTAL: ONE WORD TIME

FIGURE 4-17 TYPICAL SIGNALS (Cont.)

#### 4.8 DISPLAY UNIT TEST PROCEDURE

The procedure for testing the visual display unit is explained in the following sections.

##### 4.8.1 Test Parameters and Tolerances

1. The voltage supplied at the junction of the four 27 K, 2 watt resistors must be +300v DC  $\pm 20\%$ , with input voltage at 117v AC.
2. The cathode ray tube (C. R. T.) display must be sharp enough for easy identification of all bits in all registers and provide ample brightness with proper blanking.
3. All front panel adjustments must provide ample margin beyond nominal settings.

##### 4.8.2 Calibration Test and Procedure

1. After approving all cable connections from the LGP-21 to the display unit, determine that the voltage at the junction of the four 27 K, 2 watt resistors, located at the bottom of the low voltage power supply (TB2), is +300v DC  $\pm 20\%$  using the V. O. M. (Do not attempt to check the 1600v DC power supply. Any irregularities will inhibit scope brightness or cause multiple traces on any of the three registers.)
2. Adjust intensity, focus, and astigmatism to produce a bright, sharp trace. Clockwise rotation of the intensity control must increase brightness.
3. Adjust the position controls for the C, R and A register to obtain a trace in each of the proper locations. Clockwise rotation of each control must move only one trace downward. Carefully rotate the C. R. T. by its exposed connector so that all traces are perfectly horizontal.
4. Load a pattern of F's into the accumulator from the Flexowriter, fill into the instruction register, and execute this "U" command to load the counter. Adjust bit size for comfortable viewing. Clockwise rotation increases bit size.
5. Adjust the variable ceramic capacitor (275-970 ufd.), located on the low voltage power supply, to produce a perfect square wave for each bit without any distortion.

6. Adjust horizontal gain and centering controls for an approximately correct display.

Clockwise rotation of the H Gain control must lengthen all traces.

Clockwise rotation of the centering control must move all traces to the right.

Perform steps 2, 3, and 4 again if needed.

7. Fine Horizontal Adjustment:

- a. Adjust the centering control so that the least significant or furthest right bit is properly positioned to the scope mask.
- b. Adjust the horizontal gain control so that the most significant or furthest left bit is properly positioned to the scope mask.
- c. Adjust the horizontal linearity potentiometer (the only Trimpot mounted on the printed circuit card) so that the center bits are properly positioned to the scope mask.

NOTE: All three controls interact, so it will be necessary to repeat operations a, b, and c in sequence until a perfect trace is presented.

8. Adjust intensity so that only the track, sector, and overflow bits are displayed in the counter. All other bits must be blanked, although they will be displayed faintly if the brightness is high.
9. None of the front panel controls should require a setting of more than approximately 25% from the minimum or maximum to provide a sharp accurate display.

SECTION V  
LOGIC DIAGRAMS

PREFACE

Logic diagrams of the Memory Control Board, Phase Control Board, P and Q Register Board, Arithmetic, Flex-Tally I/O Board, and Tally P and R Board are included as an aid in trouble-shooting. The inter-connection between the Flexwriter and Computer and the Tally Reader and Computer can be found in the cabling diagrams, Section VI.




FIGURE 5-1(a) FLEXOWRITER FUNCTIONS DURING THE EXECUTION OF AN INPUT ORDER

After 50 ms KCRI drops out and provides a pick path for KOC as shown below:




FIGURE 5-1(b) FLEXOWRITER FUNCTIONS DURING THE EXECUTION OF AN INPUT ORDER (Cont.)

When KOC picks, the reader clutch may be picked, dependent on the position of the manual input button.




FIGURE 5-1(c) FLEXOWRITER FUNCTIONS DURING THE EXECUTION OF AN INPUT ORDER (Cont.)

If the manual input button is not depressed, KMI is not picked and the reader will advance the tape. At this time the computer is in phase one. When the combination of SC6 through SC12 contacts are made, which correspond to the character read from the tape, SC7 makes placing -20v on JL-12 which becomes the term  $F_c$  and forces phase 3. At the same time -20v is available on the transferred SC contacts to set the P flip-flops. Phase three continues until SC7 restores, placing -20v on JL-11. This becomes the signal  $G_c$  which will cause the computer to enter phase four.




FIGURE 5-1(d) FLEXOWRITER FUNCTIONS DURING THE EXECUTION OF AN INPUT ORDER (Cont.)

Assuming the flexowriter translator to be latched, at sign time of the first phase one after Ff and the output indicator (Q3) have been turned on, the term "X" will come true for one bit-time. This will provide gating to set both the translator storage drivers and the translator clutch storage driver. The translator magnets and clutch are picked simultaneously. At 20° of the translator rotation, the -48v supply is removed from the common side of the translator magnets and is not restored until 320°. At 250°, STC-4 contacts break, placing -20v on JL-33 to prevent "X" from being turned on during the resetting of the translator storage drivers. STC-3 contacts place -20v on JL-29 between 260° and 300°. This will reset the translator clutch and magnet drivers. At 310°, "X" is again allowed to come true to set the storage drivers, which in turn will pick the translator magnets and clutch as soon as STC-1 contacts make at 320°.




FIGURE 5-2 PRINT (ON THE FLEXOWRITER)






FIGURE 5-3 TALLY READER INPUT





FIGURE 5-4 TALLY READER SELECT



REVISIONS			
SYM	ZONE	DESCRIPTION	DATE APPROVED
0		RELEASE TO PRODUCTION	5-22-62
1		REVISED PER L200 101960	

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
13	5	(L543) 339 598	READ AMPLIFIER SCHEMATIC
12	1	(L543) 338 449	WRITE AMPLIFIER CLAMP
11	1	(L543) 338 448	-10V -2V POWER SUPPLY
10	5	(L543) 338 447	RECIRCULATING REGISTER WRITE AMPLIFIER
9	8	(L543) 338 446	CHANNEL SELECTOR
8	1	(L543) 338 445	MATRIX READ AMPLIFIER
7	1	(L543) 338 444	CLOCK READ AMPLIFIER
6	8	(L543) 338 442	DATA AMPLIFIER
5	4	(L543) 338 441	WRITE / READ SELECTION AMPLIFIER
4	3	(L543) 338 434	CLOCK DRIVER
3	4	(L543) 338 428	NOR GATE SCHEMATIC
2	1	L535 004 654	ASSEMBLY
1	1	L535 004 653	CIRCUIT BOARD

UNLESS OTHERWISE SPECIFIED

DIMENSIONS ARE IN INCHES  
TOLERANCES ON DIMENSIONS  
DECIMAL ANGULAR  
2 PLACE ±.02  
3 PLACE ±.010  
4 PLACE ±.0005

DRAWING GRADE  
CHK: [Signature]  
ENGR: [Signature]  
APPD: [Signature]  
ISSUED BY: [Signature]

**LIBRASCOPE GENERAL PRECISION**  
LIBRASCOPE DIVISION - GENERAL PRECISION, INC. GLENDALE, CALIFORNIA


**MEMORY CONTROL  
L200 COMPUTER  
LOGIC DIAGRAM**

MATERIAL FINISH

CODE IDENT NO. **36090** SIZE **D**

SCALE SHEET

L200 011842



REVISIONS			
SYM ZONE	DESCRIPTION	DATE	APPROVED
0	RELEASE TO PRODUCTION.		
1	REVISED PER E.O. 97307		
2	REVISED PER E.O. 101969		
3	REVISED PER E.O. 101989		
4	REVISED PER E.O. 105140		

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
10	2	(L543)338429	LOW Z <sub>o</sub> NOR GATE
9	6	(L543)338430	DIODE COUPLED GATE SCHEMATIC
8	7	(L543)338433	EMITTER FOLLOWER
7	3	(L543)338431	FLIP FLOP
6	3	TRANSISTOR 637677	SPECIAL CIRCUIT
5	1	(L543)338434	CLOCK DRIVER
4	51	(L543)338428	NOR GATE SCHEMATIC
3	1	(L535)339562	ASSEMBLY
2	1	(L535)339561	CIRCUIT BOARD
1	1	(L535)339561	MASTER LAYOUT

UNLESS OTHERWISE SPECIFIED  
 DIMENSIONS ARE IN INCHES  
 TOLERANCES ON DIMENSIONS  
 DECIMAL ANGULAR  
 2 PLACE ±.02 ±1°  
 3 PLACE ±.010  
 4 PLACE ±.0005

DRAWING GRADE  
 DR. *[Signature]*  
 CHK. *[Signature]*  
 ENGR. *[Signature]*  
 APPD. *[Signature]*  
 ISSUED BY

**LIBRASCOPE GENERAL PRECISION**  
 LIBRASCOPE DIVISION - GENERAL PRECISION INC. - CHICAGO, ILL.

**LOGIC DIAGRAM  
 PHASE CONTROL  
 LGP-21 COMPUTER**


MATERIAL FINISH

CODE IDENT NO. SIZE  
**36090 D 339559**

SCALE SHEET

1. REFERENCE CIRCUIT BOARD ASSY (L535)339562.  
 NOTES:

FIGURE 5-6 PHASE CONTROL LOGIC DIAGRAM



REVISIONS				
SYN	ZONE	DESCRIPTION	DATE	APPROVED
0		RELEASE FOR PRODUCTION.		
1		REVISED PER E.O. 101992		
2		REVISED PER E.O. 105106		



ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
6	2	(L543) 338432	LOW ZL FLIP FLOP SCHEMATIC
5	1	(L543) 338434	CLOCK DRIVER SCHEMATIC
4	88	(L543) 338488	NOR GATE SCHEMATIC
3	1	(L535) 339558	ASSEMBLY
2	1	(L535) 339557	CIRCUIT BOARD
1	1	(L535) 339557	MASTER LAYOUT

LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS DECIMAL 2 PLACE = .02 3 PLACE = .010 4 PLACE = .005	DRAWING GRADE	11	
	DR	7/2	
	CHK	7/2	
	ENGR	7/2	
MATERIAL		LOGIC DIAGRAM ARITHMETIC LSP-21 COMPUTER	
FINISH		CODE IDENT NO.	36090 D
		SCALE	1 (L200)

1. REFERENCE BOARD ASSEMBLY (L535) 339558  
NOTES:

FIGURE 5-8 ARITHMETIC LOGIC DIAGRAM

REVISIONS			
SYM	ZONE	DESCRIPTION	DATE APPROVED
0		RELEASE TO PRODUCTION	12/21/64
1		REVISED PER E.O. 105112	12/21/64



ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE DESCRIPTION & SPECIFICATION
11	1	(L543) 338439	STORAGE CLUTCH DRIVER
10	1	(L543) 338438	CLUTCH DRIVER
9	6	(L543) 338437	STORAGE TRANSLATOR DRIVER
8	1	(L543) 338436	TRANSLATOR DRIVER
7	1	(L543) 338440	ASTABLE MULTIVIBRATOR
6	1	(L543) 338435	ONE SHOT (MONOSTABLE MULTIVIBRATOR)
5	1	(L543) 338434	CLOCK DRIVER
4	3	(L543) 338431	FLIP FLOP
3	31	(L543) 338428	NOR GATE
2	1	(L539) 339566	ASSEMBLY
1	1	(L535) 339568	CIRCUIT BOARD

UNLESS OTHERWISE SPECIFIED		DRAWING GRADE	
DIMENSIONS ARE IN INCHES		16 APR 64	
TOLERANCES ON DIMENSIONS		CHK	
DECIMAL	ANGULAR	ENGR	
2 PLACE ± .02	± 1°	APPD	
3 PLACE ± .010		ISSUED BY	
4 PLACE ± .0005			
MATERIAL			
FINISH			

LIBRASCOPE GENERAL PRECISION	
LOGIC DIAGRAM	
FLEX TALLY I/O	
LGP-21 COMPUTER	
CODE IDENT NO.	SIZE
36090	D
SCALE	SHEET
	339563

2. REFERENCE CIRCUIT BOARD ASSEMBLY (L535) 339566  
 3. UNLESS OTHERWISE NOTED, DIMENSIONS ARE 339566

FIGURE 5-9 FLEX-TALLY I/O LOGIC DIAGRAM




FIGURE 5-10 TALLY P AND Q LOGIC DIAGRAM

## SECTION VI

### SCHEMATICS

#### PREFACE

Schematics of all logical terms on the Memory Control Board, Phase Control Board, Flex-Tally I/O Board, P & Q Register Board, Arithmetic Board, and Distribution Board, along with a photograph of each of the above boards, serve to identify all the components and logical signals for accurate identification.

Also included are simplified cabling diagrams and schematics of all present input-output equipment to further aid in signal location.







FIGURE 6-1 MEMORY CONTROL BOARD



MEMORY CONTROL  
 ESD-1060  
 PAGE 1 OF 3

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
9	Memory Control Bd.	6-17	A-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#0	Memory Control	6-3	B-2	Rrh	Memory Control Bd.	6-7	C-2
7	P & Q Register Bd.	6-27	C-2	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
6	Arithmetic	6-27	B-2	HB#3	Memory Control	6-3	B-2	Rw'	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	lc	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-3	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	l1	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
B6	Phase Control	6-11	A-2	l2	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	l2	Arithmetic	6-29	C-1	Rw	Memory Control Bd.	6-7	B-1
B5	P & Q Register Bd.	6-25	B-3	Kc	Phase Control	6-9	A-1	Rw	Memory Control Bd.	6-7	B-2
B1	Arithmetic	6-31	B-1	K	Arithmetic	6-31	C-2	Rw	Memory Control Bd.	6-7	B-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	Rw	Memory Control Bd.	6-7	B-2
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-2	Rw	Memory Control Bd.	6-7	B-2
Cd	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S	Arithmetic	6-31	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Arithmetic	6-31	C-1
Cw'	Arithmetic	6-33	C-1	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	C-1
CH-1	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	C-1
CH-2	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-6	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-13	B-2
Cp	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	C-3
Cw'	Memory Control Bd.	6-7	A-1	P6d	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P1	Flex-Tally I/O	6-13	B-1	TP4	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P2	Flex-Tally I/O	6-13	A-1	TP5	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-5	C-1	P3	Flex-Tally I/O	6-13	A-1	TP6	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-2	Tx	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P5	P & Q Register	6-21	C-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
Crh	Memory Control Bd.	6-7	C-1	P1	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P2	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P3	P & Q Register	6-25	C-2	W	Memory Control	6-3	A-1
D1	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
D1	Flex-Tally I/O	6-13	A-2	P5	P & Q Register	6-21	B-1	Xp	Phase Control	6-11	A-1
D1	Flex-Tally I/O	6-13	A-2	P6	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1






FIGURE 6-2 MEMORY CONTROL BOARD




MEMORY CONTROL  
 ESD-1060  
 PAGE 2 OF 3





MEMORY CONTROL  
 ESD-1060  
 PAGE 3 OF 3



PHASE CONTROL (1 OF 2)  
ESD 1060

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ae1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
Aw*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
9	P & Q Register	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	Arithmetic	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-1
Bq	Memory Control Bd.	6-33	C-1	12	Flex-Tally I/O	6-13	C-1	Sr'	Flex-Tally I/O	6-13	B-1
Bq	Memory Control Bd.	6-33	C-3	12	Flex-Tally I/O	6-13	C-1	Sr'	Flex-Tally I/O	6-13	B-1
B5	Memory Control Bd.	6-33	C-3	12	Flex-Tally I/O	6-13	C-1	Sr	Flex-Tally I/O	6-15	A-1
B5	Memory Control Bd.	6-33	C-3	12	Flex-Tally I/O	6-13	C-1	Sr	Flex-Tally I/O	6-15	C-2
B1	Memory Control Bd.	6-31	B-1	Kc	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
Cd	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
CP	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-33	C-1	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-33	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-33	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-33	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-33	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-33	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-33	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-33	B-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2
Cp	Memory Control Bd.	6-33	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	B-3
Cw'	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-5	C-2	P6d	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-7	B-1	P1	P & Q Register	6-21	A-1	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	C-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	C-1	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-5	B-1	P5	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
C	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P2	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
Di	Memory Control	6-7	C-1	P3	P & Q Register	6-21	C-2	W	Phase Control	6-11	A-1
Di	Memory Control	6-7	C-1	P4	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Dl	Flex-Tally I/O	6-13	A-2	P5	P & Q Register	6-21	B-1	Xp	Flex-Tally I/O	6-13	C-2
Dl	Flex-Tally I/O	6-13	A-2	P6	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
Dt	Flex-Tally I/O	6-13	B-2				B-2	X	Flex-Tally I/O	6-13	C-1
F	Phase Control	6-9	B-2				C-1	X	Flex-Tally I/O	6-13	C-1





FIGURE 6-5 PHASE CONTROL BOARD





PHASE CONTROL (2 OF 2)  
ESD 1060

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ac1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw1	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw*	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw*	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	B-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
9	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
7	P & Q Register Bd.	6-27	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
5	Arithmetic	6-27	B-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-3	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
B6	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
BQ	Phase Control	6-11	A-2	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
B5	Flex-Tally I/O Bd.	6-13	B-1	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
B1	P & Q Register Bd.	6-25	B-3	12	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
CP	Arithmetic	6-31	B-1	K	Phase Control	6-9	A-1	Sk	Flex-Tally I/O	6-13	A-3
CP	Arithmetic	6-31	A-2	K	Phase Control	6-9	A-1	Sk	Flex-Tally I/O	6-13	A-1
Cd	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-2	S	Flex-Tally I/O	6-15	C-2
CP	Memory Control Bd.	6-13	B-1	L	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cw'	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Arithmetic	6-31	C-1
CH-1	Memory Control Bd.	6-33	C-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-2	Memory Control Bd.	6-3	C-3	Plc	Flex-Tally I/O	6-13	C-1	S1	Memory Control Bd.	6-5	C-1
CH-3	Memory Control Bd.	6-3	C-3	Plc	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-7	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
Cp	Memory Control Bd.	6-5	C-2	P5c	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2
Cw'	Memory Control Bd.	6-7	A-1	P5c	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-15	C-3
Cw	Memory Control Bd.	6-7	B-1	P6c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6c	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
CP1	Memory Control Bd.	6-5	C-1	P1	P & Q Register	6-21	A-1	TP3	Flex-Tally I/O	6-15	A-3
CP2	Memory Control Bd.	6-5	B-1	P2	P & Q Register	6-21	B-2	TP4	Flex-Tally I/O	6-15	A-3
CP3	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
Crh	Memory Control Bd.	6-7	C-1	P4	P & Q Register	6-21	B-1	TP6	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-21	B-1	TX	Flex-Tally I/O	6-15	B-2
C	Memory Control	6-7	C-1	P6	P & Q Register	6-21	A-1	Vw'	Phase Control	6-11	B-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P2	P & Q Register	6-21	B-2	V	Memory Control	6-3	C-1
Di	Flex-Tally I/O	6-13	A-2	P3	P & Q Register	6-21	C-1	Vw'	Memory Control	6-3	A-2
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
Dt	Flex-Tally I/O	6-13	B-2	P5	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
F	Phase Control	6-9	B-2	P6	P & Q Register	6-21	B-2	W	Phase Control	6-11	A-1





FIGURE 6-6 FLEX-TALLY I/O BOARD



FLEX-TALLY I/O  
 ESC 060  
 (1 OF 2)

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ac1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Fe	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Fg	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Fh	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	A-1	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	Gc	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Phase Control	6-11	C-2	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
9	Memory Control Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
7	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	P & Q Register Bd.	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	C-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	C-1
5	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	ll	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	ll	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-1
B6	Phase Control	6-11	A-2	l1	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	l2	Arithmetic	6-29	C-1	Sr	Flex-Tally I/O	6-13	A-1
B5	P & Q Register Bd.	6-25	B-3	K'	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
B1	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cd	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	L	Arithmetic	6-27	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-6	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	TP1	Phase Control	6-13	B-2
CH-8	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	TP1	Phase Control	6-13	B-2
Cp	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw'	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP3	Flex-Tally I/O	6-15	A-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
Cw	Memory Control Bd.	6-7	B-1	P1	Flex-Tally I/O	6-13	A-1	TP5	Flex-Tally I/O	6-15	A-2
CP1	Memory Control Bd.	6-5	C-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP2	Memory Control Bd.	6-5	C-1	P3	P & Q Register	6-21	C-1	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-5	B-1	P5	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
Crh	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P1	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
C	Memory Control	6-7	C-1	P2	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P3	P & Q Register	6-21	B-1	Xp	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
Dt	Flex-Tally I/O	6-13	B-2	P5	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1





FIGURE 6-7 FLEX-TALLY I/O BOARD



FLEX TALLY I/O  
ESD 1060

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ae1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q2	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q1	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw'	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw'	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
Aw'	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
9	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	Arithmetic	6-27	A-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	B-2	Rw'	Memory Control Bd.	6-7	C-1
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	il	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	SL	Flex-Tally I/O	6-13	A-3
B6	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	SL	Flex-Tally I/O	6-13	A-1
BQ	Phase Control	6-11	A-2	I2	Arithmetic	6-29	C-1	SL	Flex-Tally I/O	6-13	B-1
B5	Flex-Tally I/O Bd.	6-13	B-1	I2	Arithmetic	6-29	C-1	Sr	Flex-Tally I/O	6-13	A-1
B1	P & Q Register Bd.	6-25	B-3	K	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
Cd	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	L	Arithmetic	6-27	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	Dlc	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	Pld	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	Pld	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-9	C-2
Cp	Memory Control Bd.	6-5	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cw'	Memory Control Bd.	6-7	C-2	P5c	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw'	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6c	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-5	B-1	P1	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	C-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	C-1	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	B-1	P4	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P6	P & Q Register	6-25	C-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
Di	Flex-Tally I/O	6-13	A-2	P2	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P3	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	B-1	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P5	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
				P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1





FIGURE 6-8 P AND R REGISTER BOARD




R105		
Ry1	R104	Plc
Ry1	R107	Pld
Ry2	R106	P2c
Ry2	R109	P2d
Ry3	R108	P3c
Ry3	R111	P3d
Ry4	R110	P4c
Ry4	R113	P4d
Ry5	R112	P5c
Ry5	R115	P5d
Ry6	R114	P6c
Ry6	R114	P6c


Fy  $\rightarrow$  CR16  $\rightarrow$  Faf

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-15	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	R1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	R1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Phase Control	6-11	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Flex-Tally I/O	6-13	B-2
9	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-2
7	P & Q Register Bd.	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	C-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-1
B6	Phase Control	6-11	A-2	I2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	I2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
B5	P & Q Register Bd.	6-25	B-3	K'	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	A-1
B1	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-15	C-2
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-15	C-1
Cd	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-31	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-1	Memory Control Bd.	6-3	C-3	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2
Cp	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cw'	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-5	B-1	P1	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	B-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	B-1	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	C-1	P4	P & Q Register	6-25	C-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P6	P & Q Register	6-25	C-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-2
D1	Flex-Tally I/O	6-13	C-1	P2	P & Q Register	6-21	C-2	W	Phase Control	6-3	A-1
D1	Flex-Tally I/O	6-13	A-2	P2	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
D1	Flex-Tally I/O	6-13	A-2	P3	P & Q Register	6-21	B-1	Xp	Flex-Tally I/O	6-13	C-2
Dt	Flex-Tally I/O	6-13	B-2	P4	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P5	P & Q Register	6-25	B-2	X	Flex-Tally I/O	6-13	C-1
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1









TALLY P & R BOARD  
ESD 106C PAGE 2 OF 2

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	rl	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	rl	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	C-2	Rw'	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-9	B-3	Rp	Phase Control	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Phase Control	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Phase Control	6-7	C-2
9	Memory Control Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	P & Q Register Bd.	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	ii	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	ii	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-1
B6	Phase Control	6-11	A-2	iz	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	iz	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	A-1
B5	P & Q Register Bd.	6-25	B-3	K	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
B1	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
CP	Flex-Tally I/O Bd.	6-13	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cd	Memory Control Bd.	6-5	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	L	Arithmetic	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	Plc	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	Pld	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-13	B-2
Cp	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-15	B-2
Cw'	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP1	Flex-Tally I/O	6-15	C-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P1	P & Q Register	6-21	A-1	TP3	Flex-Tally I/O	6-15	B-3
CP1	Memory Control Bd.	6-5	C-1	P2	P & Q Register	6-21	B-2	TP4	Flex-Tally I/O	6-15	A-3
CP2	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
CP3	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	C-1	TP6	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-5	B-1	P5	P & Q Register	6-21	B-1	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-25	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P2	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P3	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P4	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
C	Memory Control	6-7	C-1	P5	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P1	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
D1	Flex-Tally I/O	6-13	A-2	P2	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
Dt	Flex-Tally I/O	6-13	B-2	P3	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P4	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1



Component Side

FIGURE 6-10 P AND R REGISTER BOARD



P & Q REGISTER (1 OF 3)  
ESD 1060

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q2	P & Q Register	6-23	B-1	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-3	Q2	P & Q Register	6-23	C-1
Ah	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q3	P & Q Register	6-23	B-2	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	C-1	Q3	P & Q Register	6-23	A-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	A-1	Q4	P & Q Register	6-25	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	B-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	A-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-15	B-2	r1	Phase Control	6-9	B-2	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	Gc	Phase Control	6-11	B-2	Rw'	Phase Control	6-9	C-1	Rw'	Phase Control	6-9	C-1
Aw*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-13	B-3	Rp	Phase Control	6-11	B-3	Rp	Phase Control	6-11	C-1
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Flex-Tally I/O	6-13	B-2	Rrh	Flex-Tally I/O	6-13	B-2
9	Memory Control Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	B-2	R	Memory Control Bd.	6-7	C-1
7	P & Q Register Bd.	6-27	A-2	HB#2	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2	Rw'	Memory Control Bd.	6-7	B-2
8	Arithmetic	6-27	B-2	HB#3	Phase Control	6-3	A-2	Rw	Memory Control Bd.	6-7	B-2	Rw	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	P & Q Register	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-9	A-1	Rw	Memory Control Bd.	6-7	B-2	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-21	B-3	S	Flex-Tally I/O	6-13	B-1	S	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	S	Flex-Tally I/O	6-13	A-1	S	Arithmetic	6-31	A-3
B6	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-29	C-2	S	Arithmetic	6-31	C-1	S	Arithmetic	6-31	C-1
BQ	Phase Control	6-11	A-2	I2	Arithmetic	6-29	C-1	S	Arithmetic	6-31	C-1	S	Arithmetic	6-31	C-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	I2	Arithmetic	6-29	C-1	S	Arithmetic	6-31	C-1	S	Arithmetic	6-31	C-1
B5	P & Q Register Bd.	6-25	B-3	K'	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-13	A-1	Sc	Flex-Tally I/O	6-13	A-1
B1	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1	S	Arithmetic	6-31	C-1
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cd	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S	Memory Control Bd.	6-5	C-1	S	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S	Memory Control Bd.	6-5	C-1	S	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	P1c	Flex-Tally I/O	6-13	C-1	S1	Memory Control Bd.	6-5	B-1	S1	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	B-1	S3	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	B-1	S3	Memory Control Bd.	6-5	B-1
CH-5	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2	T3	Phase Control	6-9	C-2
CH-6	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2	Tr	Flex-Tally I/O	6-13	B-2
CH-8	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-15	C-3	Tr	Flex-Tally I/O	6-15	C-3
Cp	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	B-3	TP1	Flex-Tally I/O	6-15	B-3
Cw'	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP2	Flex-Tally I/O	6-15	B-3	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P1	Flex-Tally I/O	6-13	B-1	TP4	Flex-Tally I/O	6-15	A-3	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-5	C-1	P2	Flex-Tally I/O	6-13	A-1	TP5	Flex-Tally I/O	6-15	A-2	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	C-1	Tx	Flex-Tally I/O	6-15	B-2	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P2	P & Q Register	6-25	B-2	Vw'	Memory Control	6-3	A-2	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P3	P & Q Register	6-21	C-2	W	Memory Control	6-3	A-1	W	Memory Control	6-3	A-1
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P5	P & Q Register	6-21	B-1	Xp	Phase Control	6-13	C-2	Xp	Phase Control	6-13	C-2
Dt	Flex-Tally I/O	6-13	B-2	P6	P & Q Register	6-25	B-2	X	Flex-Tally I/O	6-13	C-1	X	Flex-Tally I/O	6-13	C-1
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	B-2	X	Flex-Tally I/O	6-13	C-1	X	Flex-Tally I/O	6-13	C-1






FIGURE 6-11 P AND R REGISTER BOARD



P & Q REGISTER (2 OF 3)  
ESD 106C


SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ae1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fid	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw	Memory Control Bd.	6-7	B-3	Ff	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	A-1
Aw	Memory Control Bd.	6-7	B-3	Ff	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Phase Control	6-11	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	C-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Phase Control	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Phase Control	6-13	B-2
9	Memory Control Bd.	6-17	A-2	H	Phase Control	6-9	B-1	Rrh	Phase Control	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#0	Memory Control	6-3	C-2	Rrh	Phase Control	6-7	C-2
7	Arithmetic	6-27	A-2	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
6	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw'	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-27	C-2	i	P & Q Register	6-21	A-2	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
Bg	Phase Control	6-7	C-3	I1	Arithmetic	6-29	C-2	S	Flex-Tally I/O	6-13	A-3
Bq	Memory Control Bd.	6-7	C-3	I1	Arithmetic	6-29	C-2	S	Flex-Tally I/O	6-13	A-1
B5	Phase Control	6-11	A-2	I2	Arithmetic	6-29	C-2	Sr'	Flex-Tally I/O	6-13	B-1
B1	Arithmetic	6-25	B-3	I2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
CP	Arithmetic	6-31	B-1	K	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Phase Tally I/O Bd.	6-9	A-2	K	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
Cd	Memory Control Bd.	6-13	B-1	L	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cw'	Arithmetic	6-33	C-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-1	Memory Control Bd.	6-33	C-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-2	Memory Control Bd.	6-33	C-3	L	Arithmetic	6-27	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-33	C-3	D1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-4	Memory Control Bd.	6-33	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-5	Memory Control Bd.	6-33	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-33	B-3	P2d	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-7	Memory Control Bd.	6-33	B-3	P3c	Flex-Tally I/O	6-13	B-1	T3	Memory Control Bd.	6-9	C-2
CH-8	Memory Control Bd.	6-33	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Memory Control Bd.	6-9	C-2
Cp	Memory Control Bd.	6-33	B-3	P4c	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-13	B-2
Cw'	Memory Control Bd.	6-33	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-13	B-2
Cw	Memory Control Bd.	6-33	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cw	Memory Control Bd.	6-33	A-3	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-33	A-3	P6c	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-33	A-3	P6d	Flex-Tally I/O	6-13	B-1	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-7	C-2	P1	Flex-Tally I/O	6-13	A-1	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-7	B-1	P2	Flex-Tally I/O	6-13	A-1	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-7	B-1	P3	P & Q Register	6-21	B-2	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-5	B-1	P5	P & Q Register	6-21	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P6	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P2	P & Q Register	6-25	C-2	Vw'	Memory Control	6-3	A-1
Di	Flex-Tally I/O	6-13	C-1	P3	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
Dt	Flex-Tally I/O	6-13	A-2	P5	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2




6-24

FIGURE 6-12 P AND R REGISTER BOARD



P & Q REGISTER (3 OF 3)  
ESD 1060


SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
<u>Ac1</u>	Phase Control	6-9	B-2	<u>F</u>	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
<u>Aw'</u>	Arithmetic	6-27	B-2	<u>Faf</u>	Phase Control	6-9	B-1	Q2	P & Q Register	6-23	C-2
<u>Arh</u>	Memory Control Bd.	6-7	C-3	<u>Fc</u>	Flex-Tally I/O	6-13	C-3	Q3	P & Q Register	6-23	C-1
<u>Aw'</u>	Memory Control Bd.	6-7	A-3	<u>Id</u>	Flex-Tally I/O	6-15	B-2	Q4	P & Q Register	6-23	B-2
<u>Aw'</u>	Memory Control Bd.	6-7	A-3	<u>Ff</u>	Flex-Tally I/O	6-15	C-1	r1	Phase Control	6-9	B-1
<u>Aw</u>	Memory Control Bd.	6-7	B-3	<u>Ff</u>	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
<u>Aw</u>	Memory Control Bd.	6-7	B-3	<u>Ft</u>	Flex-Tally I/O	6-15	B-1	r1	Phase Control	6-9	B-1
<u>Aw</u>	Memory Control Bd.	6-7	C-3	<u>Ft</u>	Flex-Tally I/O	6-15	B-1	r1	Phase Control	6-9	B-1
<u>A*rh</u>	Memory Control Bd.	6-7	C-3	<u>Faf</u>	Flex-Tally I/O	6-15	A-1	rw'	Phase Control	6-9	C-1
<u>A*</u>	Memory Control Bd.	6-7	C-2	<u>G</u>	Phase Control	6-11	C-2	rw'	Phase Control	6-9	C-1
<u>Aw*</u>	Memory Control Bd.	6-7	B-2	<u>Gc</u>	Flex-Tally I/O	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
<u>Aw*</u>	Memory Control Bd.	6-7	B-2	<u>H</u>	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
<u>9</u>	P & Q Register	6-17	A-2	<u>Hh</u>	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
<u>11</u>	P & Q Register Bd.	6-17	A-3	<u>Hh#0</u>	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
<u>7</u>	Arithmetic	6-27	C-2	<u>Hh#1</u>	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
<u>8</u>	Arithmetic	6-27	B-2	<u>Hh#2</u>	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
<u>5</u>	Arithmetic	6-27	C-2	<u>Hh#3</u>	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
<u>A</u>	Memory Control Bd.	6-7	C-3	<u>ic</u>	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
<u>B6</u>	Memory Control Bd.	6-7	C-3	<u>i</u>	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-2
<u>BQ</u>	Phase Control	6-11	A-2	<u>il</u>	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-2
<u>B1</u>	Flex-Tally I/O Bd.	6-13	B-1	<u>il2</u>	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
<u>B1</u>	P & Q Register Bd.	6-25	B-3	<u>K</u>	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	A-1
<u>CP</u>	Arithmetic	6-31	B-1	<u>Kc</u>	Phase Control	6-9	A-1	Sr'	Flex-Tally I/O	6-13	A-1
<u>CP</u>	Arithmetic	6-9	A-2	<u>K</u>	Arithmetic	6-31	C-2	Sc	Flex-Tally I/O	6-15	C-2
<u>Cd</u>	Flex-Tally I/O Bd.	6-13	B-1	<u>K</u>	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
<u>CP</u>	Memory Control Bd.	6-5	C-2	<u>L</u>	Arithmetic	6-27	C-1	S	Arithmetic	6-31	C-1
<u>Cw'</u>	Arithmetic	6-33	C-1	<u>Lc</u>	Flex-Tally I/O	6-13	C-1	S1	Memory Control Bd.	6-5	C-1
<u>CH-1</u>	Memory Control Bd.	6-3	C-3	<u>Ld</u>	Flex-Tally I/O	6-13	C-1	S1	Memory Control Bd.	6-5	C-1
<u>CH-2</u>	Memory Control Bd.	6-3	C-3	<u>Pic</u>	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
<u>CH-3</u>	Memory Control Bd.	6-3	C-3	<u>Pld</u>	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
<u>CH-4</u>	Memory Control Bd.	6-3	B-3	<u>P2c</u>	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	A-1
<u>CH-5</u>	Memory Control Bd.	6-3	B-3	<u>P2d</u>	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
<u>CH-6</u>	Memory Control Bd.	6-3	B-3	<u>P3c</u>	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
<u>CH-7</u>	Memory Control Bd.	6-3	A-3	<u>P3d</u>	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
<u>CH-8</u>	Memory Control Bd.	6-3	A-3	<u>P4c</u>	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
<u>Cp</u>	Memory Control Bd.	6-5	C-2	<u>P4d</u>	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
<u>Cw'</u>	Memory Control Bd.	6-7	A-1	<u>P5c</u>	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-13	B-2
<u>Cw</u>	Memory Control Bd.	6-7	B-1	<u>P5d</u>	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	C-3
<u>Cw</u>	Memory Control Bd.	6-7	B-1	<u>P6c</u>	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
<u>CP1</u>	Memory Control Bd.	6-5	C-1	<u>P6d</u>	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
<u>CP3</u>	Memory Control Bd.	6-5	B-1	<u>P1</u>	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
<u>Crh</u>	Memory Control Bd.	6-5	B-1	<u>P2</u>	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
<u>Crh</u>	Memory Control Bd.	6-7	C-1	<u>P3</u>	P & Q Register	6-21	C-1	Tx	Flex-Tally I/O	6-15	B-2
<u>C</u>	Memory Control	6-7	C-1	<u>P4</u>	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
<u>C</u>	Memory Control	6-7	C-1	<u>P5</u>	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
<u>D1</u>	Flex-Tally I/O	6-13	A-2	<u>P6</u>	P & Q Register	6-25	C-2	V	Memory Control	6-3	C-1
<u>D1</u>	Flex-Tally I/O	6-13	A-2	<u>P1</u>	P & Q Register	6-21	C-1	Vw'	Memory Control	6-3	A-2
<u>D1</u>	Flex-Tally I/O	6-13	A-2	<u>P2</u>	P & Q Register	6-21	C-1	Vw'	Memory Control	6-3	A-2
<u>F</u>	Phase Control	6-9	B-2	<u>P3</u>	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
				<u>P4</u>	P & Q Register	6-21	A-1	W	Phase Control	6-11	A-1
				<u>P6</u>	P & Q Register	6-25	C-1	Xp	Flex-Tally I/O	6-13	C-2
								Xp	Flex-Tally I/O	6-13	C-2
								X	Flex-Tally I/O	6-13	C-1
								X	Flex-Tally I/O	6-13	C-1



6-26

FIGURE 6-13 ARITHMETIC BOARD





RESISTOR VALUES NOT SPECIFIED ARE 15K, 1/2 W.

ARITHMETIC  
ESD-1060 (1 OF 4)

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ae1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q3	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q4	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	r1	Phase Control	6-9	C-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	C-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	G	Phase Control	6-11	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
9	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	Arithmetic	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	11	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
B6	Phase Control	6-11	A-2	12	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
BQ	Flex-Tally I/O Bd.	6-13	B-1	12	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
B5	P & Q Register Bd.	6-25	B-3	K	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
B1	Arithmetic	6-31	B-1	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
Cd	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-1	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-3	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-3	C-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-6	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2
CH-8	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cp	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw'	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	A-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
Cw	Memory Control Bd.	6-7	B-1	P1	Flex-Tally I/O	6-13	A-1	TP5	Flex-Tally I/O	6-15	A-2
CP1	Memory Control Bd.	6-5	B-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
CP2	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	C-1	Tx	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	B-1	P5	P & Q Register	6-25	A-1	V	Memory Control	6-3	C-1
Crh	Memory Control Bd.	6-7	B-1	P6	P & Q Register	6-25	A-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P1	P & Q Register	6-21	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P2	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
C	Memory Control	6-7	C-1	P3	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
Di	Flex-Tally I/O	6-13	A-2	P4	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P5	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
Di	Flex-Tally I/O	6-13	B-2	P6	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1





FIGURE 6-14 ARITHMETIC BOARD


← Component Side



RESISTOR VALUES NOT SPECIFIED ARE 15KΩ, 1/2 W.


ARITHMETIC ESD-1060 (2 OF 4)

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Fi	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Fj	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Fk	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Fl	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Flex-Tally I/O	6-13	C-2	Rp	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	H	Phase Control	6-13	B-3	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rr	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rr	Flex-Tally I/O	6-13	B-2
9	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	Rrh	Memory Control Bd.	6-7	C-2
7	Arithmetic	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
5	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-27	C-2	i	P & Q Register	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-3	Il	Arithmetic	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
B6	Phase Control	6-7	C-3	I1	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
BQ	Flex-Tally I/O Bd.	6-11	A-2	I2	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
B5	P & Q Register Bd.	6-13	B-1	I2	Arithmetic	6-29	C-2	Sr'	Flex-Tally I/O	6-13	A-1
B1	Arithmetic	6-25	B-3	I2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	A-1
CP	Phase Control	6-31	B-1	K'	Phase Control	6-9	C-1	Sr	Flex-Tally I/O	6-15	C-2
CP	Flex-Tally I/O Bd.	6-31	A-2	Kc	Phase Control	6-9	A-1	Sr	Flex-Tally I/O	6-15	C-2
Cd	Memory Control Bd.	6-9	A-2	K	Arithmetic	6-9	C-2	Sc	Flex-Tally I/O	6-15	C-2
CP	Memory Control Bd.	6-13	B-1	K	Arithmetic	6-9	C-2	S	Arithmetic	6-31	C-1
Cw'	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
CH-1	Memory Control Bd.	6-33	C-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-2	Memory Control Bd.	6-3	C-3	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-3	Memory Control Bd.	6-3	C-3	P1c	Flex-Tally I/O	6-13	C-1	S1	Memory Control Bd.	6-5	C-1
CH-4	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-5	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-6	Memory Control Bd.	6-3	B-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-7	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-8	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
Cp	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
Cw'	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
Cw	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-13	B-2
CP1	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-13	B-2
CP2	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
CP3	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Crh	Memory Control Bd.	6-5	C-1	P1	P & Q Register	6-21	A-1	TP3	Flex-Tally I/O	6-15	B-3
Crh	Memory Control Bd.	6-5	B-1	P2	P & Q Register	6-21	A-1	TP4	Flex-Tally I/O	6-15	A-3
C	Memory Control Bd.	6-7	C-1	P3	P & Q Register	6-21	A-1	TP5	Flex-Tally I/O	6-15	A-2
C	Memory Control Bd.	6-7	C-1	P4	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
Di	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-21	C-1	Tx	Phase Control	6-11	B-1
Di	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-21	A-1	V	Phase Control	6-3	C-1
Dt	Flex-Tally I/O	6-13	A-2	P1	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
Dt	Flex-Tally I/O	6-13	B-2	P2	P & Q Register	6-25	B-2	Vw'	Memory Control	6-3	A-2
F	Phase Control	6-9	B-2	P3	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-1
				P4	P & Q Register	6-21	C-2	W	Phase Control	6-11	A-1
				P5	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
				P6	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
				P1	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
				P2	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1
				P3	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1
				P4	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1
				P5	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1
				P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1



Component Side

FIGURE 6-15 ARITHMETIC BOARD




RESISTOR VALUES NOT SPECIFIED ARE 15KΩ, 1/2 W.


ARITHMETIC ESD-1060 (3 OF 4)

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Acl	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Phase Control	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ff	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	C-1
A*	Memory Control Bd.	6-7	C-2	Gc	Phase Control	6-11	C-2	r1	Phase Control	6-11	C-1
A*	Memory Control Bd.	6-7	C-2	H	Flex-Tally I/O	6-13	B-2	Rp	Flex-Tally I/O	6-13	B-2
A*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
A*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rrh	Memory Control Bd.	6-7	C-2
9	P & Q Register Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	Arithmetic	6-27	C-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	A-2	Rw'	Memory Control Bd.	6-7	B-2
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw'	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	l1	Arithmetic	6-29	C-2	Rw	Memory Control Bd.	6-7	B-1
A	Memory Control Bd.	6-7	C-3	l1	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
B6	Phase Control	6-11	C-3	l2	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-1
B6	Flex-Tally I/O Bd.	6-13	B-1	l2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
B5	P & Q Register Bd.	6-25	B-3	l2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	A-1
B1	Arithmetic	6-31	B-1	K'	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
Cd	Flex-Tally I/O Bd.	6-13	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
CP	Memory Control Bd.	6-5	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Arithmetic	6-33	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CH-1	Memory Control Bd.	6-3	C-1	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-6	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Flex-Tally I/O	6-13	B-2
Cp	Memory Control Bd.	6-5	C-2	P5c	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cw	Memory Control Bd.	6-7	A-1	P5d	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6c	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
CP1	Memory Control Bd.	6-5	B-1	P6d	Flex-Tally I/O	6-13	A-1	TP4	Flex-Tally I/O	6-15	A-3
CP2	Memory Control Bd.	6-5	C-1	P1	P & Q Register	6-21	A-1	TP5	Flex-Tally I/O	6-15	A-2
CP3	Memory Control Bd.	6-5	B-1	P2	P & Q Register	6-21	B-2	TP6	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	C-1	TX	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-5	C-1	P4	P & Q Register	6-21	A-1	Vw'	Phase Control	6-11	B-1
C	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	P6	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
C	Memory Control	6-7	C-1	P1	P & Q Register	6-21	C-2	Vw'	Memory Control	6-3	A-1
Di	Flex-Tally I/O	6-13	A-2	P2	P & Q Register	6-21	C-1	W	Phase Control	6-11	A-1
Di	Flex-Tally I/O	6-13	A-2	P3	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
Dt	Flex-Tally I/O	6-13	B-2	P4	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	P5	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
				P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1
				P6	P & Q Register	6-25	C-1	X	Flex-Tally I/O	6-13	C-1



Component Side



RESISTOR VALUES NOT SPECIFIED ARE 150KΩ, 1/2 W.

ARITHMETIC ESD-1060 (4 OF 4)

SIGNAL SOURCE REFERENCE LIST

SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.	SIGNAL	CARD	PAGE	LOC.
Ac1	Phase Control	6-9	B-2	F	Phase Control	6-9	C-2	Q1	P & Q Register	6-23	C-2
Aw'	Arithmetic	6-27	B-2	Faf	Flex-Tally I/O	6-9	B-1	Q1	P & Q Register	6-23	C-2
Arh	Memory Control Bd.	6-7	C-3	Fc	Flex-Tally I/O	6-13	C-3	Q2	P & Q Register	6-23	C-1
Arh	Memory Control Bd.	6-7	C-3	Fd	Flex-Tally I/O	6-13	B-2	Q2	P & Q Register	6-23	C-1
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	B-2
Aw'	Memory Control Bd.	6-7	A-3	Ff	Flex-Tally I/O	6-15	C-1	Q3	P & Q Register	6-23	A-1
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	A-1	Q4	P & Q Register	6-25	C-2
Aw	Memory Control Bd.	6-7	B-3	Ft	Flex-Tally I/O	6-15	B-1	Q4	P & Q Register	6-25	C-2
A*rh	Memory Control Bd.	6-7	C-3	Faf	Flex-Tally I/O	6-15	A-1	r1	Phase Control	6-9	B-1
A*rh	Memory Control Bd.	6-7	C-3	G	Phase Control	6-11	B-2	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	G	Flex-Tally I/O	6-11	C-2	r1	Phase Control	6-9	B-1
A*	Memory Control Bd.	6-7	C-2	Gg	Flex-Tally I/O	6-13	B-3	Rw'	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
Aw*	Memory Control Bd.	6-7	B-2	H	Phase Control	6-9	B-1	Rp	Flex-Tally I/O	6-13	B-2
9	Memory Control Bd.	6-17	A-2	HB#0	Memory Control	6-3	C-2	Rrh	Memory Control Bd.	6-7	C-2
11	P & Q Register Bd.	6-17	A-3	HB#1	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
7	P & Q Register Bd.	6-27	A-2	HB#2	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
8	Arithmetic	6-27	A-2	HB#3	Memory Control	6-3	B-2	R	Memory Control Bd.	6-7	C-1
6	Arithmetic	6-27	B-2	ic	Phase Control	6-9	A-2	Rw	Memory Control Bd.	6-7	B-2
5	Arithmetic	6-27	C-2	i	P & Q Register	6-21	B-3	Rw	Memory Control Bd.	6-7	B-2
A	Memory Control Bd.	6-7	C-3	l1	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
A	Memory Control Bd.	6-7	C-3	l1	Arithmetic	6-29	C-2	Sk	Flex-Tally I/O	6-13	A-3
B6	Memory Control Bd.	6-11	A-2	l2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
BQ	Phase Control	6-13	B-1	l2	Arithmetic	6-29	C-1	Sr'	Flex-Tally I/O	6-13	B-1
B5	Flex-Tally I/O Bd.	6-25	B-3	K'	Phase Control	6-9	C-1	Sc	Flex-Tally I/O	6-15	C-2
B1	P & Q Register Bd.	6-31	B-3	Kc	Phase Control	6-9	A-1	Sc	Flex-Tally I/O	6-15	C-2
CP	Arithmetic	6-31	A-2	K	Arithmetic	6-31	C-2	S	Arithmetic	6-31	C-1
CP	Phase Control	6-9	A-2	K	Arithmetic	6-31	C-3	S	Arithmetic	6-31	C-1
CP	Flex-Tally I/O Bd.	6-13	B-1	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
CP	Memory Control Bd.	6-5	C-2	L	Arithmetic	6-27	C-1	S1	Memory Control Bd.	6-5	C-1
Cw'	Memory Control Bd.	6-33	C-1	P1c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-1	Memory Control Bd.	6-3	C-3	P1d	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-2	Memory Control Bd.	6-3	C-3	P2c	Flex-Tally I/O	6-13	C-1	S2	Memory Control Bd.	6-5	B-1
CH-3	Memory Control Bd.	6-3	C-3	P2d	Flex-Tally I/O	6-13	C-1	S3	Memory Control Bd.	6-5	A-1
CH-4	Memory Control Bd.	6-3	B-3	P3c	Flex-Tally I/O	6-13	B-1	S3	Memory Control Bd.	6-5	A-1
CH-5	Memory Control Bd.	6-3	B-3	P3d	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-6	Memory Control Bd.	6-3	B-3	P4c	Flex-Tally I/O	6-13	B-1	T3	Phase Control	6-9	C-2
CH-7	Memory Control Bd.	6-3	A-3	P4d	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-9	C-2
CH-8	Memory Control Bd.	6-3	A-3	P5c	Flex-Tally I/O	6-13	B-1	Tr	Phase Control	6-9	C-2
Cp	Memory Control Bd.	6-5	C-2	P5d	Flex-Tally I/O	6-13	B-1	TP1	Flex-Tally I/O	6-15	C-3
Cw'	Memory Control Bd.	6-7	A-1	P6c	Flex-Tally I/O	6-13	B-1	TP2	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P6d	Flex-Tally I/O	6-13	B-1	TP3	Flex-Tally I/O	6-15	B-3
Cw	Memory Control Bd.	6-7	B-1	P1	P & Q Register	6-21	A-1	TP4	Flex-Tally I/O	6-15	A-3
CP1	Memory Control Bd.	6-5	C-1	P2	P & Q Register	6-21	B-2	TP5	Flex-Tally I/O	6-15	A-2
CP2	Memory Control Bd.	6-5	B-1	P3	P & Q Register	6-21	C-1	TP6	Flex-Tally I/O	6-15	B-2
CP3	Memory Control Bd.	6-5	B-1	P4	P & Q Register	6-21	B-1	Tx	Flex-Tally I/O	6-15	B-2
Crh	Memory Control Bd.	6-7	C-1	P5	P & Q Register	6-25	C-1	Vw'	Phase Control	6-11	B-1
Crh	Memory Control Bd.	6-7	C-1	P6	P & Q Register	6-25	B-2	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	D1	P & Q Register	6-25	C-1	V	Memory Control	6-3	C-1
C	Memory Control	6-7	C-1	D2	P & Q Register	6-25	C-1	Vw'	Memory Control	6-3	A-2
Di	Flex-Tally I/O	6-13	A-2	D3	P & Q Register	6-21	C-1	W	Memory Control	6-3	A-1
Di	Flex-Tally I/O	6-13	A-2	D4	P & Q Register	6-21	B-1	W	Phase Control	6-11	A-1
Dt	Flex-Tally I/O	6-13	B-2	D5	P & Q Register	6-21	A-1	Xp	Flex-Tally I/O	6-13	C-2
F	Phase Control	6-9	B-2	D6	P & Q Register	6-25	B-2	Xp	Flex-Tally I/O	6-13	C-2
								X	Flex-Tally I/O	6-13	C-1
								X	Flex-Tally I/O	6-13	C-1





FIGURE 6-17 DISTRIBUTION BOARD (S/N 21-40)





NOTES:

1. ALL DIODES ARE LIBRASCOPE SPEC. NO. 33917B




WIRE PIN ASSIGNMENT

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20


REVISIONS			
SYM	ZONE	DATE	APPROVED
0		RELEASE TO PRODUCTION	

(REF. L543002030)  
TO CONTROL PANEL

DISTRIBUTION (L200)339571  
BOARD (L535)339573  
LOGIC (L200)339571



(REF. L541J00B04)  
TO DISPLAY CONNECTOR  
ALL RESISTORS 2K 1/4W





S/N 21-40 ONLY

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED		DRAWING GRADE	<p><b>LIBRASCOPE GENERAL PRECISION</b> LIBRASCOPE DIVISION - GENERAL PRECISION, INC. GLENDALE, CALIFORNIA</p> <p>LOGIC DIAGRAM DISTRIBUTION LGP-21 COMPUTER</p>
DIMENSIONS ARE IN INCHES		DR. <i>2.5</i>	
TOLERANCES ON DIMENSIONS:		CHK. <i>2.5</i>	
DECIMAL	ANGULAR	ENGR. <i>2.5</i>	
2 PLACE $\pm$ 0.2		APPD. <i>2.5</i>	
3 PLACE $\pm$ 0.10		ISSUED BY	<p>CODE IDENT NO. SIZE</p> <p><b>36090 D</b> (L200) 339571</p> <p>SCALE SHEET</p>
4 PLACE $\pm$ 0.005			
FINISH			

FORM NO. 85-1 PRINTED IN U.S.A.

(L200)339571 | 10 |

REVISIONS				
SYM	ZONE	DESCRIPTION	DATE	APPROVED
1		RELEASE TO PRODUCTION	1/20/63	[Signature]








VIEW FROM  
MEMORY SIDE OF DISTRIBUTION BOARD

ITEM NO.		QTY REQD	PART OR IDENTIFYING NO.	MATERIAL	SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS					
UNLESS OTHERWISE SPECIFIED					
DIMENSIONS ARE IN INCHES					
TOLERANCES ON DIMENSIONS					
DECIMAL					
2 PLACE ± .02					
3 PLACE ± .010					
4 PLACE ± .0005					
DRAWING GRADE					
DR. [Signature]					
CHK. [Signature]					
ENGR. [Signature]					
APPD. [Signature]					
ISSUED BY					
MATERIAL					
FINISH					
CODE IDENT NO.		SIZE	L200011867		
36090		D			
SCALE					
SHEET					

NOTES:  
1. FOR SERIAL NO. 40 & BELOW [REFERENCE (L200) 3395T1].  
2. ALL DIODES ARE LIBRASCOPE SPEC. NO. 339178.

L200011867

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVED
0	RELEASE TO PRODUCTION	27 JUN 62	<i>[Signature]</i>
1	REVISED PER E.O. 101990	26 NOV 62	<i>[Signature]</i>
2	REVISED PER E.O. 102129	26 NOV 62	<i>[Signature]</i>
3	REVISED PER EO 105348	5 FEB 63	<i>[Signature]</i>



UNLESS OTHERWISE SPECIFIED

DIMENSIONS ARE IN INCHES  
TOLERANCES ON DIMENSIONS

DECIMAL	ANGULAR
2 PLACE ±.02	±1°
3 PLACE ±.010	
4 PLACE ±.0005	

MATERIAL \_\_\_\_\_

FINISH \_\_\_\_\_

DRAWING GRADE \_\_\_\_\_

DR. *[Signature]* 14 June 1962

CHK. *[Signature]* 27 JUNE 62

ENGR. *[Signature]* 27 JUN 62

APPD. *[Signature]* 27 June 62

ISSUED BY \_\_\_\_\_

**LIBRASCOPE** **GP** **GENERAL PRECISION**  
LIBRASCOPE DIVISION • GENERAL PRECISION, INC., GLENDALE 1, CALIFORNIA

CONTROL PANEL  
LGP-21 COMPUTER

SCHEMATIC DIAGRAM

N/A L200 013 717

CODE IDENT NO.  
**36090**  
SCALE

SIZE  
**B**


**L543002030**  
SHEET

REF WIRING DIA DWG. No. L543 002 031.

NOTES:

REVISIONS

SYM	DESCRIPTION	DATE	APPROVED
0	RELEASE TO PRODUCTION.	VORIS 27 JUN 62	<i>[Signature]</i>
1	REVISED PER E.O. 102128	<i>[Signature]</i> 27 NOV 62	<i>[Signature]</i>
2	REVISED PER E.O. 105193	J. P. P. 4 JAN 63 <i>[Signature]</i>	<i>[Signature]</i>



F1 = DISC MOTOR  
F2 = I/O  
F3 = ACCESSORY CONNECTORS

UNLESS OTHERWISE SPECIFIED	
DIMENSIONS ARE IN INCHES	
TOLERANCES ON DIMENSIONS	
DECIMAL	ANGULAR
2 PLACE ±.02	±1°
3 PLACE ±.010	
4 PLACE ±.0005	
MATERIAL	
FINISH	

DRAWING GRADE	
DR <i>[Signature]</i>	25 MAY 1962
CHK <i>[Signature]</i>	27 JUN 62
ENGR <i>[Signature]</i>	27 JUN 62
APPD <i>[Signature]</i>	27 JUN 62
ISSUED BY _____	

**LIBRASCOPE** **GENERAL PRECISION**  
LIBRASCOPE DIVISION • GENERAL PRECISION, INC., GLENDALE 1, CALIFORNIA

**SCHEMATIC DIAGRAM**  
**REAR PANEL**

**LGP-21 COMPUTER**

CODE IDENT NO.	SIZE	
<b>36090</b>	<b>B</b>	<b>L543 002 032</b>
SCALE	SHEET	


OUTLINE INSTALLATION DWG L200 013 717  
WIRING HARNESS DWG NO. L541000806.  
REF: WIRING DIA. DWG. No. L543 002 031.  
NOTES:

3

2

1

REVISIONS			
SYM/ZONE	DESCRIPTION	DATE	APPROVED
1	REVISED & PERFORM. FE-E 11/12/63	11/12/63	[Signature]



SEE NOTE 1

LGP-21 COMPUTER  
L200 013 705


2. DEPENDING ON OPTIONAL EQUIPMENT CHOICE, CONNECTOR LOCATIONS SUBJECT TO CHANGE.  
 1. OPTIONAL EQUIPMENT.  
 NOTE 1:


ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION	JUN 28 1963
LIST OF MATERIALS				
UNLESS OTHERWISE SPECIFIED		DRAWING GRADE		
DIMENSIONS ARE IN INCHES		DR. [Blank]		
TOLERANCES ON DIMENSIONS		CHK [Blank]		
DECIMAL	ANGULAR	ENGR [Blank]		
2 PLACE ±.02	±1°	APPD [Blank]		
3 PLACE ±.010		ISSUED BY [Blank]		
4 PLACE ±.0005				
MATERIAL		LIBRASCOPE  GENERAL PRECISION		
		LIBRASCOPE DIVISION - GENERAL PRECISION, INC. - GLENDALE, CALIFORNIA		
		LGP-21 SYSTEM ASSY		
		CABLING DIAGRAM		
		CODE IDENT NO.	SIZE	
		36090	D	L200 013 744
FINISH		SCALE	SHEET	

3

2

1





REVISIONS				
SYM	ZONE	DESCRIPTION	DATE	APPROVED
0		RELEASE TO PRODUCTION	19 JUN 62	<i>[Signature]</i>
1		REVISED PER E.O. 101964	26 JUN 62	<i>[Signature]</i>
2		REVISED PER E.O. 101983	11 JUL 62	<i>[Signature]</i>
3		REVISED PER E.O. 102084	24 JUL 62	<i>[Signature]</i>


2. REF: POWER SUPPLY ASSY. DWG. No. (L501) 339653.  
 1. DIODES, SILICON RECTIFIERS, CR1 THRU CR6 ARE L531 003 039.

NOTES:

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED			<b>LIBRASCOPE</b> <b>GENERAL PRECISION</b> <small>LIBRASCOPE DIVISION - GENERAL PRECISION, INC. GLENDALE 1, CALIFORNIA</small> <b>POWER SUPPLY</b> <b>L121 COMPUTER</b> <b>ELECTRICAL SCHEMATIC DIAGRAM</b>
DIMENSIONS ARE IN INCHES			
TOLERANCES ON DIMENSIONS			
DECIMAL            ANGULAR 2 PLACE ± .02        ± 1° 3 PLACE ± .010 4 PLACE ± .0005			
DRAWING, GRADE DR. <i>[Signature]</i> 10 APR 62			CODE IDENT NO.    SIZE <b>36090</b> <b>C</b> <b>L543 002 006</b>
CHK. <i>[Signature]</i> 26 JUN 62			
ENGR. <i>[Signature]</i> 11 JUL 62			
APPD. <i>[Signature]</i> 24 JUL 62			
ISSUED BY			SCALE NONE
MATERIAL			SHEET 1 OF 1
FINISH			

L543002006 3

REVISIONS			
SYM ZONE	DESCRIPTION	DATE	APPROVED
1	REVISED & REDRAWN PER E.O. 109236	12/2/54	




3. FOR WIRING DIAGRAM SEE L543 002 014.  
 2. FOR WIRING HARNESS SEE L541 000 823.  
 1. DIODES CR1-CR6 ARE L531 339 264.

NOTES:

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED		DRAWING GRADE	
DIMENSIONS ARE IN INCHES		DR. _____	
TOLERANCES ON DIMENSIONS		CHK. _____	
DECIMAL	ANGULAR	ENGR. _____	
2 PLACE ±.02	±1°	APPL. _____	
3 PLACE ±.010		ISSUED BY _____	
4 PLACE ±.0005			
MATERIAL		N/A L501 000 154	
FINISH		LGP-21	
		CODE IDENT NO	SIZE
		36090	D
		L543 002 113	
		SCALE	SHEET
		NONE	4/1





REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1.	REVISED & REDRAWN EQ 103218	17 June 63	J. H. ...

000.000  
543 216

SCC - OPER BY ALL KEYS.

**SPEEDS**  
 READER 571 RPM  
 TRANSLATOR 588 RPM  
 PUNCH 170 RPM

**CODES**  
 CAR RET 4  
 TAB 3+ SDC  
 BACKSPACE 3  
 STOP CODE 5

MAIN CABLE ASSEMBLY 1302-466  
 RELAY KIT 1302-467  
 TAPE READER WIRING 1302-71  
 E/C READER WIRING 1302-468  
 PUNCH WIRING 1294-972  
 TAPE PUNCH CABLE 1294-973  
 CAR PUNCH CABLE 1302-465  
 TAPE PUNCH CONTACTS 1044059  
 CARD PUNCH CONTACTS 1044059  
 TRANSLATOR WIRING 1302-472  
 FIELD SW WIRING 1302-257

RELAY - SOLDER END			
30	29	28	27
26	25	24	23
22	21	20	19
41	42	43	44

CODE SEQUENCE NOTES					
0	0	0	0	0	0
6	5	4	3	2	1

- NOTES:  
 1. MOTOR TO RELEASE 1100 MS ± 25  
 2. SPC OPERATES AFTER SRC, RESTORED BEFORE SRC  
 3. SC7 MAKES AFTER SC8, 9, 10, 11, 12 E/C J. SC6 MAKE.  
 4. FOR EDGE CARD MACHINES OMIT THE FOLLOWING WHITE JUMPERS (1044475) ON MAIN CABLE SIDE AND PULL IN RELAY 45M, 1302-471 (K10 HIT LEADS, AS SHOWN, TA78-TA80, TB69-TB71, TB75-TB79, TB76-TB80).  
 5. THE TAPE CODE, AS SHOWN ON THE CODE SEQUENCE DIAGRAM, WILL ADDRESS ITSELF TO THE "D" FLIP FLOPS AS FOLLOWS:  
 1 SETS P5, 2 SETS P6, 3 SETS P3, 4 SETS P2, 5 SETS P1, 6 SETS P6.  
 6. FOR ENG. SPEC. SEE: ES-L190000/01/ES-L190000/937

- | CONTACTS USED | SPARE CONTACTS |
|---------------|----------------|
| A             | B              |
| 1             | 1              |
| 2             | 1              |
| 3             | 1              |
| 4             | 1              |
| 5             | 1              |
| 6             | 1              |
| 7             | 1              |
| 8             | 1              |
| 9             | 1              |
| 10            | 1              |
| 11            | 1              |
| 12            | 1              |
| 13            | 1              |
| 14            | 1              |
| 15            | 1              |
| 16            | 1              |
| 17            | 1              |
| 18            | 1              |
| 19            | 1              |
| 20            | 1              |
| 21            | 1              |
| 22            | 1              |
| 23            | 1              |
| 24            | 1              |
| 25            | 1              |
| 26            | 1              |
| 27            | 1              |
| 28            | 1              |
| 29            | 1              |
| 30            | 1              |


DRAWING GRADE  
 DR. F. DURANT 2/262  
 CHK. R. MANNING 4/26/62  
 APP'D. J. KERGER 7/9/62  
 ISSUED BY: ANDREW 5/14/62

**LIBRASCOPE GENERAL PRECISION**  
 LIBRASCOPE DIVISION - GENERAL PRECISION, INC. QUENDELLE, CALIFORNIA

**SCHEMATIC FLEXOWRITER LGP-21 MODEL F10**

L543 002 008

REVISIONS			
SYM	ZONE	DESCRIPTION	DATE APPROVED
0		RELEASE TO PRODUCTION	28 Jun 62
1		REVISED PER E.O. No. 97299.	29 Jun 62
2		REVISED PER E.O. NO. 105101	13 DEC 62
3		REVISED PER E.O. NO. 107121	12 MAR 63




2. REF: DWG No. L200 011 846 (FINAL ASSY.)  
 1. REF: DWG No. L501 000 151 (PWR. SUPPLY, PUNCH & REORDER)

NOTES:

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED		DRAWING GRADE	
DIMENSIONS ARE IN INCHES		DR. A. Mastler 9 May 62	
TOLERANCES ON DIMENSIONS		CHK. <i>[Signature]</i> 12 MAY 62	
DECIMAL		ENGR. <i>[Signature]</i> 22 MAY 62	
2 PLACE ±.02		APPD. <i>[Signature]</i> 22 MAY 62	
3 PLACE ±.010		ISSUED BY <i>[Signature]</i> 22 MAY 62	
4 PLACE ±.0005			
MATERIAL		<b>LIBRASCOPE</b> <b>GP</b> <b>GENERAL PRECISION</b> LIBRASCOPE DIVISION - GENERAL PRECISION, INC., GLENDALE 1, CALIFORNIA <b>TAPE READER</b> <b>LGP-21 COMPUTER</b>	
FINISH			
		CODE IDENT NO.	SIZE
		36090	C
		L543002028	
		SCALE	SHEET

L543002028 3

REVISIONS			
SYM ZONE	DESCRIPTION	DATE	APPROVED
0	RELEASE TO PRODUCTION.		
1	REVISED & REDRAWN PER E.O. 105083	DEC 3 1962	<i>[Signature]</i>
2	REVISED PER E.O. 105145	DEC 21 1962	<i>[Signature]</i>
3	REVISED PER E.O. 107014	DEC 21 1962	<i>[Signature]</i>
4	REVISED PER E.O. 109254	DEC 21 1962	<i>[Signature]</i>



B

B


A

A

L543 002 029

- NOTES:
1. ALL DIODES ARE 339 263-1
  2. FOR WIRING DIAGRAM SEE L543 002 123 .
  3. TAPE PUNCH WIRING HARNESS L 541 000 B18
  4. C2 & R2 ARE USED WITH READER ONLY. REF. SCHEMATIC L543 000 028.

ITEM NO.	QTY REQD	PART OR IDENTIFYING NO.	MATERIAL SIZE, DESCRIPTION & SPECIFICATION
LIST OF MATERIALS			
UNLESS OTHERWISE SPECIFIED			<b>LIBRASCOPE</b> <b>GENERAL PRECISION</b> <small>LIBRASCOPE DIVISION - GENERAL PRECISION, INC. GLENDALE 1, CALIFORNIA</small>
DIMENSIONS ARE IN INCHES			
TOLERANCES ON DIMENSIONS			
DECIMAL                      ANGULAR 2 PLACE ±.02                      ±1° 3 PLACE ±.010 4 PLACE ±.0005			
DRAWING GRADE			<b>SCHEMATIC DIAGRAM,</b> <b>TAPE PUNCH</b> <b>LPG-21 COMPUTER</b>
DR <i>[Signature]</i> DEC 3 1962			
CHK <i>T. Badillo</i> 7 DEC 62			
ENGR <i>[Signature]</i> 3 DEC 62			CODE IDENT NO.    SIZE <b>36090</b> <b>C</b>
APPD <i>[Signature]</i> 7 DEC 62			
ISSUED BY _____			<b>L543 002 029</b>
MATERIAL			
FINISH			SCALE —                      SHEET
N/A L200011847			USED ON LPG-21



REV. NO.	DATE	DESCRIPTION
1		REVISED PER E.O. 12812
2		REVISED PER E.O. 12812

## SECTION VIII

## COMPUTER PARTS LIST

PREFACE

The following parts list and illustrations cover the spare parts for the LGP-21 Computer that are available from the Parts Department. This list covers the service parts that will be required for field replacement needs for the main frame.

TRANSISTORS

<u>Part Number</u>	<u>Description</u>	<u>Type</u>	<u>Mfg.</u>	
339 108	Transistor	PNP	GRM.	T1-N652
339 301	Transistor	NPN	GRM.	2N-1308
L532 000 803	Transistor	NPN	Sil	T1-486
339 300	Transistor	PNP	Pwr	2N1183B

DIODES

339 178	Diode	Fast Recovery Silicon		
L531 000 807	Diode	Controlled Fwd Drp. Silicon		
339 263-1	Diode	SC-2		
L531 000 813	Diode	Zener Sil. 5.1V	1N751A	
L531 000 802	Diode	Zener Sil. 8.2V	1N1318B	
339 264	Diode	Rectifier Sil	1N1200A	

CAPACITORS

339 325-1	Capacitor	32,000 mfd.	25V
339 324-2	Capacitor	3600 mfd.	20V
339 324-1	Capacitor	2300 mfd.	20V
339 325-2	Capacitor	1600 mfd.	75V
L605 009 006	Capacitor	18 mfd.	100V
339 376-4	Capacitor Tant. 10 mfd.		20V
339-376-3	Capacitor Tant. 2.7 mfd.		20V
339 376-1	Capacitor Tant. 1.0 mfd.		20V
339 105-1	Capacitor	1.0 mfd.	200V
339 320-21	Capacitor Ceramic 1.0 mfd.		25V
339 320-1	Capacitor Ceramic .1 mfd.		25V
L605 009 002	Capacitor Ceramic .01 mfd.		50V
L605 009 005	Capacitor Ceramic 680 PF		
L605 009 004	Capacitor Ceramic 150 PF		
L605 009 003	Capacitor Ceramic 120 PF		
339 358-1	Capacitor Oil	2 mfd.	256V AC
339 359-1	Capacitor	6 mfd.	330V AC

RESISTORS

339 307-21	Resistor	10K	Variable
339 316-91	Resistor	56K 1/4w	5%
339 316-85	Resistor	33K 1/4w	5%
339 316-77	Resistor	15K 1/4w	5%

Computer Parts List (Cont.)

<u>Part Number</u>	<u>Description</u>	<u>Type</u>	<u>Mfg.</u>
339 316-73	Resistor	10K 1/4w	5%
339 316-69	Resistor	6.8K 1/4w	5%
339-316-58	Resistor	2.4K 1/4w	5%
339-316-49	Resistor	1K 1/4w	5%
339 316-5	Resistor	15 OHMS 1/4w	5%
L600 090 501	Resistor	2K	5w
L600 090 502	Resistor	1K	10w
339 219-10	Resistor	300 OHMS	3w
339 305-7	Resistor	450 OHMS	2w
339 305-4	Resistor	800 OHMS	2w
L600 090 503	Resistor	10K 1/8w	1%
L603 000 829	Resistor Thermistor	Fenwal Ka31L1	

MEMORY UNIT

L200 013 729	Head assm. Main Memory 410 Turn
338 497	Head assm. Main Memory 460 Turn
L200 011 851	Head assm. 1 wd. Recirc.
L200 011 850	Head assm. 2 wd. Recirc.
338 465	Reed Main Memory Mounting Leaf Spring
338 466	Reed Recirc. Head Mounting Spring

RELAYS

339 357	Relay 115V AC	20 sec. Delay
L503 000 801	Relay Indicator Control (I/O - Start)	
L503 000 805	Relay Motor Start	
L200 013 679	Relay and Elapsed Time Meter Assm.	
L503 339 357	Relay Meter Control	
L512 000 801	Meter, Elapsed Time	
L505 000 801	Relay, Circuit Breaker	

WIRING HARNESS

L541 000 809	Wiring Harness Memory Matrix
L541 000 807	Wiring Harness Dist. Bd. to Power Supply
L541 000 806	Wiring Harness Control Panel
L541 000 804	Wiring Harness Display Conn. to Dist. Bd.
L542 000 830	Wiring Harness Tally Punch to I/O Card
L541 000 805	Wiring Harness Tally Reader to I/O Card
L541 000 803	Wiring Harness Flexo to I/O Card
L541 000 813	Wiring Harness Dist. to Memory Control J1
L541 000 814	Wiring Harness Dist. to Memory Control J3

CABLES

L542 000 828	External Cable Tally Punch
L542 000 829	External Cable Tally Reader
L542 000 826	External Cable Flexowriter

COMPUTER PARTS LIST (Cont.)

<u>Part Number</u>	<u>Description</u>	<u>Type</u>	<u>Mfg.</u>
--------------------	--------------------	-------------	-------------

CONNECTORS

339 188-3	36 Pin Amphenol Plug		
L520 009 013	34 Contact Socket Continental (Tally Reader-Punch)		

MISCELLANEOUS

339 265	Fan		
L200 011 853	Mounting Pad for	2N1183B	
339 270	Mounting Pad for other transistors		





FIGURE 8-1 CONSOLE EXTERIOR FINISH



- Note #1
- L535339554 CKT Bd. P+Q Register
  - L535339558 CKT Bd. Arithmetic
  - L535339562 CKT Bd. Phase Control
  - L535339566 CKT Bd. Flex Tally I/O
  - L535004656 CKT Bd. Tally Punch+Reader

FIGURE 8-2 MAIN FRAME FRONT






FIGURE 8-3 MEMORY AND CONTROL PANEL




FIGURE 8-4 REAR PANEL

# TABLE OF CONTENTS

		<u>Page</u>
SECTION 1	INTRODUCTION	
1.1	PURPOSE OF MANUAL.....	1-1
1.2	TYPE OF EQUIPMENT.....	1-1
1.3	DESCRIPTION OF SYSTEM.....	1-1
1.3.1	Physical Specifications - Computer Characteristics.....	1-1
1.3.2	General Characteristics.....	1-2
	Word Structure.....	1-2
	Registers.....	1-3
1.4	LGP-21 COMPUTER.....	1-3
1.4.1	Power Supply.....	1-3
1.4.2	Logic Section.....	1-4
1.4.3	Memory Section.....	1-4
1.4.4	Control Panel.....	1-5
1.4.5	Rear Panel.....	1-6
1.5	INPUT/OUTPUT DEVICES.....	1-7
SECTION 2	OPERATION	
2.1	COMMAND FUNCTIONS.....	2-1
2.1.1	Arithmetic Operations.....	2-1
	Bring.....	2-1
	Divide.....	2-1
	Multiply N.....	2-1
	Multiply M.....	2-1
	Extract.....	2-1
	Hold.....	2-2
	Clear.....	2-2
	Add.....	2-2
	Subtract.....	2-2
2.1.2	Logical Operations.....	2-2
	Sense.....	2-2
	Store Address.....	2-3
	Return Address.....	2-3
	Unconditional Transfer.....	2-3
	Test.....	2-3
2.1.3	Input/Output Operations.....	2-3
	Input.....	2-3
	Print.....	2-3
2.2	COMPUTER OPERATION.....	2-4
	Power.....	2-4
	Stop.....	2-4
	Start Indicator.....	2-4
	I/O.....	2-4
	Mode.....	2-5

TABLE OF CONTENTS (Cont.)

	<u>Page</u>
3. 6	COMMAND LOGIC ..... 3-21
	Bring ..... 3-21
	Extract ..... 3-22
	Add ..... 3-22
	Subtract ..... 3-22
	Unconditional Transfer ..... 3-23
	Test ..... 3-23
	Sense ..... 3-23
	Check Overflow ..... 3-24
	Blocked State ..... 3-25
	Hold ..... 3-25
	Clear ..... 3-26
	Store Address ..... 3-26
	Return Address ..... 3-26
	Multiply N ..... 3-27
	Word Period 3 ..... 3-28
	Word Period 4 to 63 ..... 3-29
	Multiply M ..... 3-30
	Divide ..... 3-31
3. 7	INPUT-OUTPUT CIRCUITS ..... 3-33
3. 7. 1	One-Shot Multivibrator ..... 3-33
3. 7. 2	Astable Multivibrator ..... 3-35
3. 7. 3	Storage Translator Driver ..... 3-35
3. 7. 4	Storage Clutch Driver ..... 3-37
3. 7. 5	Clutch Driver ..... 3-37
3. 7. 6	Translator Driver ..... 3-38
3. 8	GENERAL I/O LOGIC ..... 3-38
	Print ..... 3-39
	Input ..... 3-40
	Left Shift ..... 3-42
	Breakpoint Switches ..... 3-42
	Transfer Control Switch ..... 3-42
	Entry Switches ..... 3-42
	Fill Clear ..... 3-42
	Execute ..... 3-42
	Mode ..... 3-42
	Start ..... 3-43
	I/O ..... 3-43
3. 9	GLOSSARY OF LOGICAL FUNCTIONS ..... 3-43
3. 10	LOGIC EQUATIONS ..... 3-47
3. 10. 1	Phase Control Board ..... 3-47
3. 10. 2	P & Q Register Board ..... 3-51
3. 10. 3	Arithmetic Board ..... 3-55
3. 10. 4	Flex-Tally I/O Board ..... 3-60
3. 10. 5	Tally P and R Board ..... 3-63

TABLE OF CONTENTS (Cont.)

	<u>Page</u>	
SECTION 4	MAINTENANCE	
4.1	GENERAL.....	4-1
4.2	FLEXOWRITER ELECTRO-MECHANICAL CIRCUIT DESCRIPTION .....	4-1
4.2.1	Automatic carriage return .....	4-1
4.2.2	Program-Controlled Carriage Return Operation.....	4-5
4.2.3	Punch Error Relay Operation.....	4-5
4.3	FLEXOWRITER RELAY CONTACT LOCATION .....	4-8
4.4	FLEXOWRITER ELECTRICAL MAINTENANCE SPECIFICATIONS.....	4-14
4.4.1	Selector Contact Adjustment (SC) .....	4-14
4.4.2	Cam-Operated Contact Adjustment (STC) .....	4-14
4.4.3	Reader Contact Adjustment (SR) .....	4-14
4.4.4	Field Switch Adjustment - Automatic Carriage Return (SF) .....	4-14
4.4.5	Timing and Mechanical Flowcharts.....	4-14
4.5	POWER SUPPLY.....	4-14
4.5.1	Operating Parameters and Tolerances.....	4-14
4.5.2	A. C. Verification .....	4-17
4.5.3	Ground Test.....	4-17
4.5.4	Supply Voltage Test .....	4-17
4.5.5	Switch Test.....	4-18
4.5.6	Motor Start Relay Adjustment Procedure .....	4-19
4.6	DISC AND MEMORY HEAD MAINTENANCE PROCEDURES.....	4-19
4.6.1	Main Memory Head Specifications .....	4-20
4.6.2	Main Memory Head Replacement and Adjustment Procedure .....	4-21
4.6.3	Recirculating Register Specifications .....	4-23
4.6.4	Recirculating Register Head Adjustment Procedure.....	4-23
4.6.5	Memory Head Location and Oscilloscope Patterns.....	4-24
4.7	CONVERSION OF DECIMAL TRACK-AND-SECTOR ADDRESSES TO HEXADECIMAL	4-24
4.8	DISPLAY UNIT TEST PROCEDURE .....	4-32
4.8.1	Test Parameters and Tolerances.....	4-32
4.8.2	Calibration Test and Procedures.....	4-32
SECTION 5	LOGIC DIAGRAMS	
	(See Illustrations)	
SECTION 6	SCHEMATICS	
	(See Illustrations)	
SECTION 7A	TALLY READER MANUAL	
SECTION 7B	TALLY READER MANUAL	

TABLE OF CONTENTS (Cont.)

	<u>Page</u>
SECTION 8	
COMPUTER PARTS LIST	
Preface.....	8-1
Transistors.....	8-1
Diodes.....	8-1
Capacitors.....	8-1
Resistors.....	8-1
Memory Unit.....	8-2
Relays.....	8-2
Wiring Harness.....	8-2
Cables.....	8-2
Connectors.....	8-3
Miscellaneous.....	8-3

## SECTION 4

Figure 4-1 (a)	Automatic Carriage Return.....	4-1
Figure 4-1 (b)	Automatic Carriage Return (Cont.).....	4-2
Figure 4-1 (c)	Automatic Carriage Return (Cont.).....	4-2
Figure 4-1 (d)	Automatic Carriage Return (Cont.).....	4-3
Figure 4-1 (e)	Automatic Carriage Return (Cont.).....	4-3
Figure 4-1 (f)	Automatic Carriage Return (Cont.).....	4-4
Figure 4-1 (g)	Automatic Carriage Return (Cont.).....	4-4
Figure 4-2 (a)	Punch Error Relay Operation.....	4-5
Figure 4-2 (b)	Punch Error Relay Operation (Cont.).....	4-6
Figure 4-2 (c)	Punch Error Relay Operation (Cont.).....	4-6
Figure 4-2 (d)	Punch Error Relay Operation (Cont.).....	4-7
Figure 4-2 (e)	Punch Error Relay Operation (Cont.).....	4-7
Figure 4-3	AC Power to Flexowriter.....	4-8
Figure 4-4	Relay Contact Configuration.....	4-9
Figure 4-5 (a)	K-2 (KAR) Anti-Repeat Relay.....	4-9
Figure 4-5 (b)	K-3 (KPE) Punch Error Relay.....	4-9
Figure 4-5 (c)	K-4 (KCD) Code Delete Relay.....	4-9
Figure 4-5 (d)	K-5 (KTF) Tape Feed Relay.....	4-10
Figure 4-5 (e)	K-10 (KCF) Card Feed.....	4-10
Figure 4-5 (f)	K-11 (KACR) Automatic Carriage Return Relay.....	4-10
Figure 4-5 (g)	K-12 (KOC) Output Control Relay.....	4-10
Figure 4-5 (h)	K-15 (KMI) Manual Input Relay.....	4-10
Figure 4-5 (j)	K-20 (KFB) Feed Back Relay.....	4-10
Figure 4-5 (k)	K-21 (KCRI) Carriage Return Interlock Relay.....	4-10
Figure 4-5 (m)	K-22 (KDC) Delay Control Relay.....	4-10
Figure 4-5 (n)	K-23 (KRC) Read Control Relay.....	4-10
Figure 4-6 (a)	Switch Contact Locations.....	4-11
Figure 4-6 (b)	Switch Contact Locations (Cont.).....	4-12
Figure 4-6 (c)	Switch Contact Locations (Cont.).....	4-13
Figure 4-7	Flexowriter Flow Chart.....	4-15
Figure 4-8	Flexowriter Timing Chart.....	4-16
Figure 4-9	Motor Start Relay Adjustments.....	4-20
Figure 4-10	Relationship of Main Memory Readback Signal and Clock Pulse.....	4-21
Figure 4-11	Relationship of Main Memory Readback Signal and Clock Pulse Phase Shift.....	4-21
Figure 4-12	Main Memory Head Replacement.....	4-22
Figure 4-13	Main Memory Head Adjustment.....	4-22
Figure 4-14	Recirculating Register Readback Signal.....	4-23
Figure 4-15	Recirculating Register Clock.....	4-23
Figure 4-16	Main Memory Head Locations.....	4-25
Figure 4-17	Typical Signals.....	4-26

## SECTION 5 LOGIC DIAGRAMS

Figure 5-1(a)	Flexowriter Functions During the Execution of an Input Order.....	5-1
Figure 5-1(b)	Flexowriter Functions During the Execution of an Input Order (Cont.).....	5-2
Figure 5-1(c)	Flexowriter Functions During the Execution of an Input Order (Cont.).....	5-2
Figure 5-1(d)	Flexowriter Functions During the Execution of an Input Order (Cont.).....	5-3
Figure 5-2	Print (On Flex).....	5-4
Figure 5-3	Tally Reader Input.....	5-5
Figure 5-4	Tally Reader Select.....	5-6
Figure 5-5	Memory Control Logic Diagram.....	5-7
Figure 5-6	Phase Control Logic Diagram.....	5-8
Figure 5-7	P and Q Register Logic Diagram.....	5-9

LIST OF ILLUSTRATIONS (Cont. )

		<u>Page</u>
Figure 5-8	Arithmetic Logic Diagram .....	5-10
Figure 5-9	Flex-Tally I/O Logic Diagram.....	5-11
Figure 5-10	Tally P and R Logic Diagram .....	5-12
<b>SECTION 6 SCHEMATICS</b>		
	Preface.....	6-1
Figure 6-1	Memory Control Board.....	6-2
	Memory Control Schematic (1 of 3).....	6-3
	Signal Source Reference List.....	6-4
Figure 6-2	Memory Control Board.....	6-4
	Memory Control Schematic (2 of 3) .....	6-5
	Signal Source Reference List.....	6-6
Figure 6-3	Memory Control Board.....	6-6
	Memory Control Schematic (3 of 3) .....	6-7
	Signal Source Reference List.....	6-8
Figure 6-4	Phase Control Board.....	6-8
	Phase Control Schematic (1 of 2).....	6-9
	Signal Source Reference List.....	6-10
Figure 6-5	Phase Control Board.....	6-10
	Phase Control Schematic (2 of 2) .....	6-11
	Signal Source Reference List.....	6-12
Figure 6-6	Flex-Tally I/O Board .....	6-12
	Flex-Tally I/O Schematic.....	6-13
	Signal Source Reference List.....	6-14
Figure 6-7	Flex-Tally I/O Board .....	6-14
	Flex-Tally I/O Schematic.....	6-15
	Signal Source Reference List.....	6-16
Figure 6-8	P and R Register Board .....	6-16
	P and R Register Schematic (1 of 2).....	6-17
	Signal Source Reference List.....	6-18
Figure 6-9	P and R Register Board .....	6-18
	P and R Register Schematic (2 of 2).....	6-19
	Signal Source Reference List.....	6-20
Figure 6-10	P and R Register Board .....	6-20
	P and R Register Schematic (1 of 3).....	6-21
	Signal Source Reference List .....	6-22
Figure 6-11	P and Q Register Board.....	6-22
	P and Q Register Schematic (2 of 3).....	6-23
	Signal Source Reference List.....	6-24
Figure 6-12	P and Q Register Board.....	6-24
	P and Q Register Schematic (3 of 3).....	6-25
	Signal Source Reference List.....	6-26
Figure 6-13	Arithmetic Board .....	6-26
	Arithmetic Board Schematic (1 of 4).....	6-27
	Signal Source Reference List.....	6-28
Figure 6-14	Arithmetic Board.....	6-28
	Arithmetic Board Schematic (2 of 4).....	6-29
	Signal Source Reference List.....	6-30
Figure 6-15	Arithmetic Board.....	6-30
	Arithmetic Board Schematic (3 of 4).....	6-31
	Signal Source Reference List.....	6-32



LIST OF ILLUSTRATIONS (Cont. )

	<u>Page</u>
Figure 6-16	Arithmetic Board..... 6-32
	Arithmetic Board Schematic (4 of 4)..... 6-33
	Signal Source Reference list ..... 6-34
Figure 6-17	Distribution Board (S/N 21-40) ..... 6-34
	Distribution Logic Diagram S/N 21-40..... 6-35
	Distribution Logic Diagram S/N 41 and up ..... 6-36
	Control Panel Schematic ..... 6-37
	Rear Panel Schematic..... 6-38
	Cabling Diagram ..... 6-39
	Cable Diagram - Internal Tally P and R Board to Tally Punch ..... 6-40
	Cable Diagram - Internal Flex-Tally Board to Tally Reader ..... 6-41
	Cable Diagram - Internal Tally P and R Board to Tally Reader No. 2..... 6-42
	Cable Diagram - Internal Flex-Tally Board to Flexowriter ..... 6-43
	Cable Diagram - Internal Distribution Board to Display Unit..... 6-44
	Power Supply Schematic..... 6-45
	Power Supply Schematic Serial No. 41 and Up - Revised..... 6-46
	Flexowriter Schematic L543002008..... 6-47
	Tape Reader Schematic ..... 6-48
	Tape Punch Schematic..... 6-49
	Basic Logic Functions Schematic ..... 6-50

SECTION 8            COMPUTER PARTS LIST

Figure 8-1	Console Exterior Finish..... 8-3
Figure 8-2	Main Frame Front ..... 8-4
Figure 8-3	Memory and Control Panel ..... 8-5
Figure 8-4	Rear Panel..... 8-6